References - Timing - page 282

IEEE/ACM International Conference on Computer-Aided De-
sign‚ pages 288-294‚ 1996.

[SMB96] V. Singhal, Sharad Malik, and R. K. Brayton. The case for retim-

ing with explicit reset circuitry. In Proceedings of the IEEE/ACM
International Conference on Computer-Aided Design, pages 618-
625, 1996.

P. Saxena, N. Menezes, P. Cocchini, and D. A. Kirkpatrick. The
scaling challenge: Can correct-by-construction design help? In
Proceedings of the ACM International Symposium on Physical De-
sign, pages 51-58, April 2003.

[SMCK03]

[SMO90] K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. checkTc and

minTc: Timing verification and optimal clocking of synchronous
digital circuits. In Proceedings of the IEEE/ACM International
Conference on Computer-Aided Design, pages 552-555, 1990.
K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. Analysis
and design of latch-controlled synchronous digital circuits. IEEE
Transactions on Computer-Aided Design of Integrated Circuits
and Systems, 11(3):322-333, March 1992.

[SMO92]

[SN90] T. Sakurai and A. R. Newton. Alpha-power law MOSFET model

and its applications to CMOS inverter delay and other formulas.
IEEE Journal of Solid-State Circuits, 25(4):584-594, April 1990.

[SNR99] K. L. Shepard, V. Narayanan, and R. Rose. Harmony: Static

noise analysis of deep submicron digital integrated circuits. IEEE
Transactions on Computer-Aided Design of Integrated Circuits
and Systems, 18(8): 1132-1150, August 1999.

[SP99] V. Sundararajan and K. K. Parhi. Low power synthesis of dual

threshold voltage CMOS VLSI circuits. In Proceedings of the In-
ternational Symposium of Low Power Electronic Devices, pages
139-144, 1999.

[SPRB95] V. Singhal, C. Pixley, R. L. Rudell, and R. K. Brayton. The

validity of retiming sequential circuits. In Proceedings of the
ACM/IEEE Design Automation Conference, pages 316-321, 1995.

[SR94] N. Shenoy and R. Rudell. Efficient implementation of retiming.

In Proceedings of the IEEE/ACM International Conference on
Computer-Aided Design, pages 226-233, 1994.

[SRVK93] S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang. An

exact solution to the transistor sizing problem for CMOS circuits
using convex optimization. IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems, 12(11):1621-
1634, November 1993.