Civil Engineering Reference
In-Depth Information
S. S. Sapatnekar and R. B. Deokar. Utilizing the retiming skew
equivalence in a practical algorithm for retiming large circuits.
IEEE Transactions on Computer-Aided Design of Integrated Cir-
cuits and Systems,
15(10):1237-1248, October 1996.
[SD96]
S. Sirichotiyakul, T. Edwards, C. Oh, R. Panda, and D. Blaauw.
Duet: An accurate leakage estimation and optimization tool for
circutis.
IEEE Transactions on VLSI Systems,
10(2):79-
90, April 2002.
[SF94]
T. Soyata and E. G. Friedman. Retiming with non-zero clock
skew, variable register and interconnect delay. In
Proceedings of
the IEEE/ACM International Conference on Computer-Aided De-
sign,
pages 234-241, 1994.
T. Soyata, E. G. Friedman, and J. H. Mulligan, Jr. Integration
of clock skew and register delays into a retiming algorithm. In
Proceedings of the IEEE International Symposium on Circuits and
Systems,
pages 1483-1486, 1993.
[SFM93]
T. Soyata, E. G. Friedman, and J. H. Mulligan, Jr. Incorporat-
ing internconnect, register and clock distribution delays into the
retiming process.
IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems,
16(1):165-120, January 1997.
[SFM97]
N. Shenoy. Retiming: Theory and practice.
Integration, the VLSI
Journal,
22(1):1-21, January 1997.
[She97]
B. Sheehan. TICER: Realizable reduction of extracted RC cir-
cuits. In
Proceedings of the IEEE/ACM International Conference
on Computer-Aided Design,
pages 200-203, 1999.
[She99]
[She02]
B. Sheehan. Library compatible for gate-level timing. In
Pro-
ceedings of Design, Automation and Test in Europe Conference,
pages 826-830, 2002.
S. S. Sapatnekar and S. M. Kang.
Design Automation for Timing-
Driven Layout Synthesis.
Kluwer Academic Publishers, Boston,
MA,
1993.
[SK93]
K. L. Shepard and D.-J. Kim. Body-voltage estimation in digi-
tal PD-SOI circuits and its application to static timing analysis.
IEEE Transactions on Computer-Aided Design of Integrated Cir-
cuits and Systems,
20(7):888-901, July 2001.
[SK01]
[SKEW96]
L. M. Silveira, M. Kamon, I. Elfadel, and J. White. A coordinate-
transformed Arnoldi algorithm for generating guaranteed stable
reduced-order models of RLC circuits. In
Proceedings of the
