Digital Signal Processing Reference
In-Depth Information
23. Gibert, E., Sanchez, J., Gonzales, A.: Local Scheduling Techniques for Memory Coherence in a
Clustered VLIW Processor with a Distributed Data Cache. In: Proceedings of the International
Symposium on Code Generation and Optimization, pp. 193-203 (2003)
24. Goplen, B., Sapatnekar, S.: Placement of thermal vias in 3-D ICs using various thermal
objectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
25
, 692-709 (2006)
25. Gu, S., Marchal, P., Facchini, M., Wang, F., Suh, M., Lisk, D., Nowak, M.: Stackable memory
of 3D chip integration for mobile applications. In: Proc. of IEEE International Electron Devices
Meeting (IEDM), pp. 1-4 (2008)
26. Harrer, H., Katopis, G., Becker, W.: From chips to systems via packaging - A comparison of
IBM's mainframe servers. IEEE Circuits and Systems Magazine
6
, 32-41 (2006)
27. He, Z.L., Tsui, C.Y., Chan, K.K., Liou, M.: Low-power vlsi design for motion estimation using
adaptive pixel truncation. IEEE Trans. on Circuits and Systems for Video Technology
10
(5),
669-678 (2000)
28. Healy, M., Vittes, M., Ekpanyapong, M., Ballapuram, C.S., Lim, S.K., Lee, H.H.S., Loh, G.H.:
Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs. IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems
26
, 38-52 (2007)
29. Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proceedings of the IEEE
89
, 490-504
(2001)
30. Horowitz, M., Stark, D., Alon, E.: Digital circuit design trends. IEEE Journal of Solid-State
Circuits
43
, 757-761 (2008)
31. Huang, W., Allen-Ware, M., Carter, J., Cheng, E., Skadron, K., Stan, M.: Temperature-aware
architecture: Lessons and opportunities. IEEE Micro
31
(3), 82-86 (2011)
32. Huang, Y., Chen, T.C., Tsai, C.H., Chen, C.Y., Chen, T.W., Chen, C.S., Shen, C.F., Ma, S.Y.,
Wang, T.C., Hsieh, B.Y., Fang, H.C., Chen, L.G.: A 1.3TOPS H.264/AVC single-chip encoder
for HDTV applications. In: International Solid-State Circuit Conference, pp. 128-129. San
Francisco (2005)
33. Hwang, C.G.: New paradigms in the silicon industry. In: Proc. of Technical Digest of IEEE
International Electron Devices Meeting (IEDM), pp. 19-26 (2006)
34. International Technology Roadmap for Semiconductors(ITRS):
http://www.itrs.net
35. Itoh, K.: VLSI Memory Chip Design. Springer (2001)
36. Jain, A., Jones, R., Chatterjee, R., Pozder, S.: Analytical and numerical modeling of the thermal
performance of three-dimensional integrated circuits. IEEE Transactions on Components and
Packaging Technologies
33
(1), 56-63 (2010)
37. Jaspers, E., de With, P.: Bandwidth reduction for video processing in consumer systems. IEEE
Trans. on Consumer Electronics
47
(4), 885-894 (2001)
38. Jung, S.M., Jang, J., Cho, W., Moon, J., Kwak, K.: The Revolutionary and Truly 3-Dimensional
25F2 SRAM Technology with the Smallest S3 (Stacked Single-Crystal Si) cell, 0.16
m
2
,and
SSTFT (Stacked Single-Crystal Thin Film Transistor) for Ultra High Density SRAM. In: Proc.
of Symposium on VLSI Technology, pp. 228-229 (2004)
39. Jung, S.M., Jang, J., Kim, K.: Three Dimensionally Stacked NAND Flash Memory Technology
Using Stacked Single Crystal Si Layers in ILD and TANOS Structure for Beyond 30 nm
Node. In: Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp. 37-40
(2006)
40. Kathail, V., Schlansker, M.S., Rau, B.R.: Hpl-pd architecture specification: Version 1.1. Tech.
rep., Hewlett-Packard Company (2000)
41. Kgil, T., D'Souza, S., Saidi, A., Binkert, N., Dreslinski, R., Reinhardt, S., Flautner, K.,
Mudge, T.: PicoServer: Using 3D Stacking Technology To Enable A Compact Energy Efficient
Chip Multiprocessor. In: Proc. of 12th International Conference on Architectural Support for
Programming Languages and Operating Systems (ASPLOS) (2006)
42. Khailany, K., Williams, T., Lin, J., Long, E.P., Rygh, M., W.Tovey, D., J.Dally, W.: A
Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing. IEEE
JOURNAL OF SOLID-STATE CIRCUITS
43
(2008)
μ
