Digital Signal Processing Reference
In-Depth Information
3. Banerjee, K., Souri, S., Kapur, P., Saraswat, K.: 3-d ics: a novel chip design for improving
deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings
of the IEEE
89
, 602-633 (2001)
4. Barth, J., Reohr, W., Parries, P., Fredeman, G., Golz, J., Schuster, S., Matick, R., Hunter, H.,
Tanner, C., Harig, J., Hoki, K., Khan, B., Griesemer, J., Havreluk, R., Yanagisawa, K., Kirihata,
T., Iyer, S.: A 500 MHz random cycle, 1.5 ns latency, SOI embedded DRAM macro featuring
a three-transistor micro sense amplifier. IEEE Journal of Solid-State Circuits
43
, 86-95 (2008)
5. Bernstein, K., Andry, P., Cann, J., Emma, P., Greenberg, D., Haensch, W., Ignatowski, M.,
Koester, S., Magerlein, J., Puri, R., Young, A.: Interconnects in the third dimension: Design
challenges for 3D ICs. In: Proc. of ACM/IEEE Design Automation Conference (DAC),
pp. 562-567 (2007)
6. Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The m5
simulator: Modeling networked systems. IEEE Micro
26
, 2006 (2006)
7. Black, B., Annavaram, M., Brekelbaum, N., DeVale, J., Jiang, L., Loh, G.H.: Die Stacking (3D)
Microarchitecture. In: Proc. of IEEE/ACM International Symposium on Microarchitecture
(Micro), pp. 469-479 (2006)
8. Burns, J., Aull, B., Chen, C., Chen, C., Keast, C., Knecht, J., Suntharalingam, V., Warner, K.,
Wyatt, P., Yost, D.: A Wafer-Scale 3-D Circuit Integration Technology. IEEE Trans. Electron
Devices
53
, 2507-2516 (2006)
9. CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic
power model.
http://www.hpl.hp.com/research/cacti/
10. Chakrapani, L.N., Gyllenhaal, J., Hwu, W.W., Mahlke, S.A., Palem, K.V., Rabbah, R.M.:
Trimaran: An infrastructure for research. In: in Instruction-Level Parallelism. Lecture Notes
in Computer Science, p. 2005 (2004)
11. Chau, L.P., Jing, X.: Efficient three-step search algorithm for block motion estimation
video coding. In: Proc. of IEEE International Conference on Acoustics, Speech, and Signal
Processing, pp. 421-424 (2003)
12. Chen, K.N., Lee, S., Andry, P., Tsang, C., Topol, A., Lin, Y., Lu, J., Young, A., Ieong,
M., Haensch, W.: Structure Design and Process Control for Cu Bonded Interconnects in 3D
Integrated Circuits. In: Technical Digest of IEEE International Electron Devices Meeting
(IEDM), pp. 367-370 (2006)
13. Chen, M., Chen, E., Lai, J.Y., Wang, Y.P.: Thermal Investigation for Multiple Chips 3D
Packages. In: Proc. of Electronics Packaging Technology Conference, pp. 559-564 (2008)
14. Claasen, T.: An Industry Perspective on Current and Future State of the Art in System-on-Chip
(SoC) Technology. Proceedings of the IEEE
94
, 1121-1137 (2006)
15. Cong, J.: An interconnect-centric design flow for nanometer technologies. Proceedings of the
IEEE
89
, 505-528 (2001)
16. Cong, J., Luo, G.: A multilevel analytical placement for 3D ICs. In: Proc. of Asia and South
Pacific Design Automation Conference, pp. 361-366 (2009)
17. Cong, J., Zhang, Y.: Thermal Via Planning for 3-D ICs. In: Proc. of IEEE/ACM International
Conference on Computer-Aided Design (ICCAD), pp. 745-752 (2005)
18. Crowley, M., Al-Shamma, A., Bosch, D., Farmwald, M., Fasoli, L.: 512 Mb PROM with 8
layers of antifuse/diode cells. In: IEEE Intl. Solid-State Circuit Conf. (ISSCC), p. 284 (2003)
19. Emma, P., Kursun, E.: Is 3D chip technology the next growth engine for performance
improvement? IBM Journal of Research and Development
32
(6), 541-552 (2008)
20. Fisher, J.A., Faraboschi, P., Young, C.: Embedded Computing: A VLIW Approach to Archi-
tecture, Compilers and Tools. Morgan Kaufmann (2004)
21. Garrou, P., Bower, C., Ramm, P.: Handbook of 3D Integration: Technology and Applications
of 3D Integrated Circuits. Wiley (2008)
22. Gibert, E., Sanchez, J., Gonzales, A.: Effective Instruction Scheduling Techniques for an
Interleaved Cache Clustered VLIW Processor. In: Proceedings of the 35 th Annual IEEE/ACM
International Symposium on Microarchitecture, pp. 123-133 (2002)
