Multicore Systems on Chip - Signal Processing Systems - page 539

19. Song, Y., Kalogeropulos, S., Tirumalai, P.: Design and implementation of a compiler frame-
work for helper threading on multi-core processors. In: Proceedings of the 14th international
Conference on Parallel Architectures and Compilation Techniques, pp. 99-109 (2005)
20. IDC Analyze the Future. Available at http://www.idc.com/getdoc.jsp?containerId=

prUS23297412
21. Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh,
A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., Borkar, N.: An 80-tile 1.28TFLOPS
network-on-chip in 65nm CMOS. In: Digest of Technical Papers IEEE Int. Solid-State Circuits
Conf., pp. 98-589 (2007)
22. Wall, D.W.: Limits of instruction-level parallelism. SIGPLAN Not. 26 (4), 176-188 (1991)
23. Woo, D.H., Lee, H.H.: Extending Amdahl's law for energy-efficient computing in the many-
core era. Computer 41(12), 24-31 (2008)
24. Diefendorff, K. Hal Makes Sparcs Fly. [S.l.]. 1999
25. Intel. Inside an 80-core chip: The on-chip communication and memory bandwidth solu-
tion, 2007. Available at: http://blogs.intel.com/research/2007/07/inside the terascale many
core.php.
26. Zhao, G., Kwan, H.K., Lei, C.U., Wong, N.: Processor frequency assignment in three-
dimensional MPSoCs under thermal constraints by polynomial programming. In: Proc. IEEE
Asia Pacific Conf. Circuits Syst., pp. 1668-1671 (2008)
27. OMAP 5430 white paper. Available at http://www.ti.com/lit/an/swpt048/swpt048.pdf
28. Exynos 3 Single platform. Available at http://www.samsung.com/global/business/

semiconductor/minisite/Exynos/products3110.html
29. Exynos 4 Dual platform. Available at http://www.samsung.com/global/business/

semiconductor/minisite/Exynos/products4210.html
30. NVIDIA white paper. Available at http://www.nvidia.com/content/PDF/tegra white papers/
tegra-whitepaper-0911b.pdf
31. Intel Corp. White paper. Available at http://www.intel.com/content/dam/doc/white-paper/intel-
microarchitecture-white-paper.pdf