Hardware Reference
In-Depth Information
Di Carlo S, Prinetto P, Scionti A, Al-Ars Z (2008) Automating defects simulation and fault model-
ing for SRAMs. In Proceedings of the IEEE international high level design validation and test
workshop, pp 169-176
Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Borri S (2003) Comparison of open and
resistive-open defect test conditions in SRAM address decoders. In Proceedings of the 12th
IEEE Asian test symposium, pp 250-255
Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Hage-Hassan MB (2005a) Resistive-open defect
influence in SRAM pre-charge circuits: analysis and characterization. In Proceedings of the
IEEE European test symposium, pp 116-121
Dilillo L, Girard P, Pravossoudovitch S, Virazel A, HageHassan M (2005b) Data retention fault in
SRAM memories: analysis and detection procedures. In Proceedings of the 23rd IEEE VLSI
test symposium, pp 183-188
Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Bastian M (2006) March pre: an efficient test
for resistive-open defects in the SRAM pre-charge circuit. In Proceedings of IEEE design and
diagnostics of electronic circuits and systems, pp 254-259
Dilillo L, Al-Hashimi BM (2007) March CRF: an efficient test for complex read faults in SRAM
memories. In Proceedings if IEEE design and diagnostics of electronic circuits and systems,
pp 1-6
Hamdioui S, Van de Goor AJ, Eastwick D, Rodgers M (2001) Detecting unique faults in multi-port
SRAMs. In Proceedings of the 10th IEEE Asian test symposium, pp 37-42
Hamdioui S, Al-Ars Z, van de Goor AJ, Rodgers M (May 2004) Linked faults in random access
memories concept fault models test algorithms and industrial results. IEEE Trans Comput-Aid
Des Integrat Circuits Sys 23(5):737-757
Hamdioui S, Al-Ars Z, van de Goor AJ (Dec 2006) Opens and delay faults in CMOS ram address
decoders. IEEE Trans Comput 55(12):1630-1639
International technology roadmap for semiconductors [Online]. Available: http://www.itrs.net/
Marinescu M (1982) Simple and efficient algorithms for functional RAM testing. In Proceedings
of the IEEE international test conference, pp 236-239
Mazumder P, Chakraborty K (1996) Testing and testable design of high-density random-access
memories. Kluwer AcademicPublishers
Nair R, Thatte SM, Abraham JA (Jun 1978) Efficient algorithms for testing semiconductor random-
access memories. IEEE Trans Comput C-27(6):572-576
Nair R (Mar 1979) Comments on an optimal algorithm for testing stuck-at faults in random access
memories. IEEE Trans Comput 28(3):258-261
Niggemeyer D, Redeker M, Rudnick EM (2000) Diagnostic testing of embedded memories based
on output tracing. In Proceedings of the IEEE international workshop memory technology,
pp 113-118
Niggemeyer D, Rudnick EM (Sep 2004) Automatic generation of diagnostic memory tests based
on fault decomposition and output tracing. IEEE Trans Comput 53(9):1134-1146
Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (Feb 2003) Leakage current mechanisms and
leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE
91(2):305-327
Saluja K, Kinoshita K (Mar 1985) Test pattern generation for API faults in RAM. IEEE Trans
Comput C-34(3):284-287
Shen JP, Maly W, Ferguson FJ (Dec 1985) Inductive fault analysis of MOS integrated circuits.
IEEE Des Test Comput 2(6):13-26
Smit B, van de Goor AJ (1994) The automatic generation of March tests. In Proceedings of the
IEEE international workshop on memory technology, design and testing, pp 86-92
Suk DS, Reddy SM (1979) An algorithm to detect a class of pattern sensitive faults in semicon-
ductor random access memories. In Proceedings of the international fault-tolerant computing
symposium, pp 219-225
Suk DS, Reddy SM (Jun 1980) Test procedures for a class of pattern-sensitive faults in semicon-
ductor random-access memories. IEEE Trans Comput C-29(6):419-429
