Hardware Reference
In-Depth Information
Not having a so powerful crystal ball, we simply conclude wishing that the era
of purely academic test algorithms is going to finish soon, to be quickly replaced by
the era of new automated approaches to generate effective and efficient defect-based
algorithms, capable of supporting memory testing, diagnosing, repairing, and, why
not, on-the-flight real-time autonomic reconfigurations.
References
Adams RD, Cooley ES (1996) Analysis of deceptive destructive read memory fault model and
recommended testing. In Proceedings of the IEEE North Atlantic test workshop
Aitken R (2003) Applying defect based test to embedded memories. In Proceedings of the IEEE
international workshop on memory technology, design and testing, pp 72-77
Al-Ars Z, van de Goor AJ (2002) Approximating infinite dynamic behavior for DRAM cell defects.
In Proceedings of the 20th IEEE VLSI test symposium, pp 401-406
Al-Ars Z (2005) DRAM fault analysis and test generation. PhD Thesis, TU Delft
Al-Ars Z, Hamdioui S, Mueller G, van de Goor A (2005) Framework for fault analysis and test
generation in drams. In Proceedings of design automation and test in Europe, pp 1020-1021
Al-Ars Z, Hamdioui S, Gaydadjiev G, Vassiliadis S (2008) Test set development for cache memory
in modern microprocessors. IEEE Trans VLSI Sys 16(6):725-732
Al-Harbi SM, Gupta SK (2003) Generating complete and optimal March tests for linked faults in
memories. In Proceedings of the 21st IEEE VLSI test symposium, pp 254-261
Benso A, Di Carlo S, Di Natale G, Prinetto P (2002) An optimal algorithm for the automatic gen-
eration of March tests. In Proceedings of the design, automation and test in Europe conference
and exhibition, pp 938-943
Benso A, Bosio A, Di Carlo S, Di Natale G, Prinetto P (2005) Automatic March tests genera-
tion for static and dynamic faults in SRAMs. In Proceedings of the 10th IEEE European test
symposium, pp 22-25
Benso A, Bosio A, Di Carlo S, Di Natale G, Prinetto P (2006a) Automatic March tests generations
for static linked faults in SRAMs. In Proceedings of the design, automation and test in Europe
conference and exhibition, pp 1-6
Benso A, Bosio A, Di Carlo S, Di Natale G, Prinetto P (2006b) Automatic March tests generation
for multi-port SRAMs. In Proceedings of the 3rd IEEE international workshop on electronic
design, test and applications, pp 17-19
Benso A, Bosio A, Di Carlo S, Di Natale G, Prinetto P (Dec 2008) March test generation revealed.
IEEE Trans Comput 57(12):1704-1713
Bosio A, Di Carlo S, Di Natale G, Prinetto P (May 2007) March AB, a state-of-the-art march
test for realistic static linked faults and dynamic faults in SRAMs. IET Comput Dig Proc 2(3):
237-245
Brzozowski J, Jurgensen H (Aug 1992) A model for sequential machine testing and diagnosis.
J Electron Test Theory Appl 3(3):219-234
Cheng K-L, Wang C-W, Lee J-N, Chou YF, Huang C-T, Wu C-W (Apr 2002) Fault simulation
and test algorithm generation for random access memories. IEEE Trans Comput-Aided Des
Integrat Circuits Sys 21(4):480-490
Cheng K-L, Wang C-W, Lee J-N, Chou Y-F, Huang C-T, Wu C-W (2003) Fame: a fault-pattern
based memory failure analysis framework. In Proceedings of the international conference on
computer aided design, pp 595-598
Dean CA, Zorian Y (1993) Do you practice safe test? What we found out about your habits.
In Proceedings of the international test conference, pp 887-892
Dekker R, Beenker F, Thijssen L (Jun 1990) A realistic fault model and test algorithms for
static random access memory. IEEE Transaction on Comput-Aided Des Integrat Circuits Sys
9(6):567-572
