Hardware Reference
In-Depth Information
108. Chang F, Dean J, Ghemawat S, et al. Bigtable: A distributed storage system for structured
data. Proc 7th USENIX Symposium on Operating Systems Design and Implementation (OSDI
'06) 2006.
109. Chang J, Meza J, Ranganathan P, Bash C, Shah A. Green server design: Beyond operational
energy to sustainability. Proc Workshop on Power Aware Computing and Systems (HotPower
'10) 2010.
110. Chang PP, Mahlke SA, Chen WY, Warter NJ, Hwu WW. IMPACT: An architectural frame-
work for multiple-instruction-issue processors. 18th Annual Int'l Symposium on Computer
Architecture (ISCA) 1991;266-275.
111. Charlesworth AE. An approach to scientific array processing: The architecture design of
the AP-120B/FPS-164 family. Computer . 1981;14(9):18-27 (September).
112. Charlesworth A. Starfire: Extending the SMP envelope. IEEE Micro . 1998;18(1):39-49 (Janu-
ary/February).
113. Chen PM, Lee EK. Striping in a RAID level 5 disk array. Proc ACM SIGMETRICS Conf on
Measurement and Modeling of Computer Systems 1995;136-145.
114. Chen PM, Gibson GA, Kaz RH, Paterson DA. An evaluation of redundant arrays of in-
expensive disks using an Amdahl 5890. Proc.ACM SIGMETRICS Conf on Measurement and
Modeling of Computer Systems 1990.
115. Chen PM, Lee EK, Gibson GA, Kaz RH, Paterson DA. RAID: High-performance, reliable
secondary storage. ACM Computing Surveys . 1994;26(2):145-188 (June).
116. Chen S. Large-scale and high-speed multiprocessor system for scientific applications. Proc
NATO Advanced Research Workshop on High-Speed Computing 1983; Also appears in In:
Hwang K, ed. Superprocessors: Design and applications . 1983;602-609. IEEE (August).
117. Chen TC. Overlap and parallel processing. In: Stone H, ed. Introduction to Computer Archi-
tecture . Chicago: Science Research Associates; 1980;427-486.
118. Chow, F. C. [1983]. “A Portable Machine-Independent Global Optimizer—Design and
Measurements,” Ph.D. thesis, Stanford University, Palo Alto, Calif.
119. Chrysos GZ, Emer JS. Memory dependence prediction using store sets. Proc 25th Annual
Int'l Symposium on Computer Architecture (ISCA) 1998;142-153.
120. Clark B, Deshane T, Dow E, et al. Xen and the art of repeated research. Proc USENIX Annual
Technical Conf. 2004;135-144.
121. Clark DW. Cache performance of the VAX-11/780. ACM Trans on Computer Systems .
1983;1(1):24-37.
122. Clark DW. Pipelining and performance in the VAX 8800 processor. Proc Second Int'l Conf
on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
1987;173-177.
123. Clark DW, Emer JS. Performance of the VAX-11/780 translation buffer: Simulation and
measurement. ACM Trans on Computer Systems . 1985;3(1):31-62 (February).
124. Clark D, Levy H. Measurement and analysis of instruction set use in the VAX-11/780. Proc
Ninth Annual Int'l Symposium on Computer Architecture (ISCA) 1982;9-17.
125. Clark D, Strecker WD. Comments on 'the case for the reduced instruction set computer,'.
Computer Architecture News . 1980;8(6):34-38 (October).
126. Clark WA. The Lincoln TX-2 computer development. Proc Western Joint Computer Conference
1957;143-145.
127. Clidaras J, Johnson C, Felderman B. Private communication 2010.
128.
Climate
Savers
Computing
Initiative.
Efficiency
Specs.
In:
ht-
tp://www.climatesaverscomputing.org/ ; 2007.
 
Search WWH ::




Custom Search