References - Computer Architecture: A Quantitative Approach - page 709

129. Clos C. A study of non-blocking switching networks. Bell Systems Technical Journal .
1953;32:406-424 (March).
130. Cody WJ, Coonen JT, Gay DM, et al. A proposed radix- and word-lengthindependent
standard for floating-point arithmetic. IEEE Micro . 1984;4(4):86-100.
131. Colwell RP, Steck R. A 0.6 μm BiCMOS processor with dynamic execution. Proc of IEEE
Int'l Symposium on Solid State Circuits (ISSCC) 1995;176-177.
132. Colwell RP, Nix RP, O'Donnell JJ, Papworth DB, Rodman PK. A VLIW architecture for a
trace scheduling compiler. Proc Second Int'l Conf on Architectural Support for Programming
Languages and Operating Systems (ASPLOS) 1987;180-192.
133. Comer D. Internetworking with TCP/IP 2nd ed. Englewood Cliffs, N.J.: Prentice Hall; 1993.
134. Compaq Computer Corporation. [1999]. Compiler Writer's Guide for the Alpha 21264,
Order Number EC-RJ66A-TE, June, www1.support.compaq.com/alpha-tools/documentation/
current/21264_EV67/ec-rj66a-te_comp_writ_gde_for_alpha21264.pdf .
135. Conti C, Gibson DH, Pitkowsky SH. Structural aspects of the System/360 Model 85 Part I
General organization. IBM Systems J. 1968;7(1):2-14.
136. Coonen J. [1984]. “Contributions to a Proposed Standard for Binary Floating-Point Arith-
metic,” Ph.D. thesis, University of California, Berkeley.
137. Corbet P, English B, Goel A, et al. Row-diagonal parity for double disk failure correction.
Proc 3rd USENIX Conf on File and Storage Technology (FAST '04) 2004.
138. Crawford J, Gelsinger P. Programming the 80386 Alameda, Calif.: Sybex Books; 1988.
139. Culler DE, Singh JP, Gupta A. Parallel Computer Architecture: A Hardware/Software Ap-
proach San Francisco: Morgan Kaufmann; 1999.
140. Curnow HJ, Wichmann BA. A synthetic benchmark. The Computer J. 1976;19(1):43-49.
141. Cvetanovic Z, Kessler RE. Performance analysis of the Alpha 21264-based Compaq ES40
system. Proc 27th Annual Int'l Symposium on Computer Architecture (ISCA) 2000;192-202.
142. Dally WJ. Performance analysis of k -ary n -cube interconnection networks. IEEE Trans on
Computers . 1990;39(6):775-785 (June).
143. Dally WJ. Virtual channel flow control. IEEE Trans on Parallel and Distributed Systems .
1992;3(2):194-205 (March).
144. Dally WJ. Interconnect limited VLSI architecture. Proc of the International Interconnect Tech-
nology Conference 1999.
145. Dally WJ, Seiz CI. The torus routing chip. Distributed Computing . 1986;1(4):187-196.
146. Dally WJ, Towles B. Route packets, not wires: On-chip interconnection networks. Proc 38th
Design Automation Conference 2001.
147. Dally WJ, Towles B. Principles and Practices of Interconnection Networks San Francisco:
Morgan Kaufmann; 2003.
148. Darcy JD, Gay D. FLECKmarks: Measuring floating point performance using a full IEEE compli-
ant arithmetic benchmark . CS 252 class project Berkeley: University of California; 1996; see
HTTP.CS.Berkeley.EDU/~darcy/Projects/cs252/ ; 1996.
149. Darley, H. M. et al. [1989]. “Floating Point/Integer Processor with Divide and Square Root
Functions,” U.S. Patent 4,878,190, October 31.
150. Davidson ES. The design and control of pipelined function generators. Proc IEEE Conf on
Systems, Networks, and Computers 1971;19-21.
151. Davidson ES, Thomas AT, Shar LE, Patel JH. Effective control for pipelined processors. Proc
IEEE COMPCON 1975;181-184.
152. Davie BS, Peterson LL, Clark D. Computer Networks: A Systems Approach 2nd ed. San
Francisco: Morgan Kaufmann; 1999.