Reversible Logic Based Design and Test of Field Coupled Nanocomputing Circuits - Field-Coupled Nanocomputing: Paradigms, Progress, and Perspectives - page 170

61. Swaminathan, G., Aylor, J., Johnson, B.: Concurrent testing of VLSI circuits using
conservative logic. In: Proceedings of International Conference on Computer Design
(ICCD), Cambridge, MA, pp. 60-65, Sep 1990
62. Tahoori, M.B., Huang, J., Momenzadeh, M., Lombardi, F.: Testing of quantum
cellular automata. IEEE Trans. Nanotechnol. 3 (4), 432-442 (2004)
63. Taraphdara, C., Chattopadhyay, T., Roy, J.: Machzehnder interferometer-based
all-optical reversible logic gate. Opt. Laser Technol. 42 (2), 249-259 (2010)
64. Taskin, B., Chiu, A., Salkind, J., Venutolo, D.: A shift-register-based QCA memory
architecture. ACM J. Emerg. Tech. Comput. Sys. 5 (1) (2009) (Article No. 4)
65. Thapliyal, H.: Design, synthesis and test of reversible logic circuits for emerging
nanotechnologies. Ph.D. thesis, University of South Florida, Tampa, Dec 2011
66. Thapliyal, H., Ranganathan, N.: Reversible logic-based concurrently testable
latches for molecular QCA. IEEE Trans. Nanotechnol. 9 (1), 62-69 (2010)
67. Thapliyal, H., Srinivas, M.B., Zwolinski, M.: A beginning in the reversible logic
synthesis of sequential circuits. In: Proceedings of the Military and Aerospace Pro-
grammable Logic Devices International Conference Washington, Sep 2005
68. Thapliyal, H., Vinod, A.P.: Design of reversible sequential elements with feasibil-
ity of transistor implementation. In: Proceedings of the 2007 IEEE International
Symposium on Circuits and Systems, New Orleans, USA, pp. 625-628 (May 2007)
69. Thapliyal, H., Ranganathan, N.: Design of reversible sequential circuits optimizing
quantum cost, delay and garbage outputs. ACM J. Emerg. Technol. Comput. Syst.
6 (4), 14:1-14:35 (2010). (Article No. 14)
70. Tougaw, P., Lent, C.: Logical devices implemented using quantum cellular
automata. J. Appl. Phys. 75 (3), 1818-1825 (1994)
71. Tougaw, P., Lent, C.: Dynamic behavior of quantum cellular automata. J. Appl.
Phys. 80 (8), 4722-4736 (1996)
72. Vasudevan, D.P., Lala, P.K., Parkerson, J.P.: Reversible-logic design with online
testability. IEEE Trans. Instrum. Meas. 55 (2), 406-414 (2006)
73. Wang, P., Niamat, M., Vemuru, S.: Minimal majority gate mapping of 4-variable
functions for quantum cellular automata. In: 2011 11th IEEE Conference on Nan-
otechnology (IEEE-NANO), pp. 1307-1312. IEEE (2011)
74. Wei, T., Wu, K., Karri, R., Orailoglu, A.: Fault tolerant quantum cellular array
(QCA) design using triple modular redundancy with shifted operands. In: Proceed-
ings of the 2005 Conference on Asia South Pacific Design Automation, Shanghai,
China, pp. 1192-1195 (Jan 2005)
75. Yang, G., Song, X., Hung, W.N., Perkowski, M.A.: Bi-directional synthesis of 4-bit
reversible circuits. Comput. J. 51 (2), 207-215 (2008)
76. Zhang, R., Walus, K., Wang, W., Jullien, G.: Performance comparison of quantum
dot cellular automata adders. In: Proceedings of the IEEE International Sympo-
sium Circiuts and Systems, Kobe, Japan, pp. 2522-2526 (May 2005)
77. Zhang, R., Walus, K., Wang, W., Jullien, G.A.: A method of majority logic reduc-
tion for quantum cellular automata. IEEE Trans. Nanotechnol. 3 (4), 443-450
(2004)
78. Zhong, J., Muzio, J.: Analyzing fault models for reversible logic circuits. IEEE
Congr. Evol. Comput., Vancouver, BC, pp. 2422-2427 (2006)