Reversible Logic Based Design and Test of Field Coupled Nanocomputing Circuits - Field-Coupled Nanocomputing: Paradigms, Progress, and Perspectives - page 169

41. Mathew, J., Rahaman, H., Jose, B.R., Pradhan, D.K.: Design of reversible finite
field arithmetic circuits with error detection. In: 21st International Conference on
VLSI Design 2008, VLSID 2008, pp. 453-459. IEEE (2008)
42. Momenzadeh, M., Ottavi, M., Lombardi, F.: Modeling QCA defects at molecular
level in combinational circuits. In: Proceedings of DFT in VLSI Systems, Monterey,
CA, USA, pp. 208-216, Oct 2005
43. Morita, K.: Reversible computing and cellular automata-a survey. Theor. Comput.
Sci. 395 (1), 101-131 (2008)
44. Nielsen, M.A., Chuang, I.L.: Quantum Computation and Quantum Information.
Cambridge University Press, New York (2000)
45. Niemier, M.T., Rodrigues, A.F., Kogge, P.M.: A potentially implementable FPGA
for quantum dot cellular automata. In: Proceedings of the 1st Workshop on Non-
Silicon Computation (NSC-1), Boston, MS (2002)
46. Ottavi, M., Schiano, L., Lombardi, F., Tougaw, D.: HDLQ: a HDL environment
for QCA design. ACM J. Emerg. Tech. 2 (4), 243-261 (2006)
47. Parhami, B.: Fault-tolerant reversible circuits. In: Proceedings of 40th Asilomar
Conference Signals, Systems, and Computers, Pacific Grove, CA, pp. 1726-1729,
Nov 2006
48. Patel, K.N., Hayes, J.P., Markov, I.L.: Fault testing for reversible circuits. IEEE
Trans. CAD 23 , 410-416 (2004)
49. Pedram, M., Wu, Q., Wu, X.: A new design for double edge triggered flip-flops. In:
Proceedings of the Asia South Pacific Design Automation Conference, Yokahama,
pp. 417-421 (1998)
50. Polian, I., Fiehn, T., Becker, B., Hayes, J.P.: A family of logical fault models for
reversible circuits. In: ATS '05: Proceedings of the 14th Asian Test Symposium on
Asian Test Symposium, Kolkata, India, pp. 422-427 (2005)
51. Prasad, A.K., Shende, V., Markov, I., Hayes, J., Patel, K.N.: Data structures and
algorithms for simplifying reversible circuits. ACM JETC 2 (4), 277-293 (2006)
52. Pulecio, J.F., Bhanja, S.: Magnetic cellular automata coplanar cross wire systems.
J. Appl. Phys. 107 (3), 034308 (2010)
53. Pulecio, J., Pendru, P., Kumari, A., Bhanja, S.: Magnetic cellular automata wire
architectures. IEEE Trans. Nanotechnol. 99 , 1 (2011)
54. Rahaman, H., Kole, D.K., Das, D.K., Bhattacharya, B.B.: On the detection of
missing gate faults in reversible circuits by a universal test set. In: Proceedings
VLSI Design 2008, 21st International Conference on VLSI Design, Hyderabad,
India, pp. 163-168, Jan 2008
55. Ren, J., Semenov, V.K.: Progress with physically and logically reversible super-
conducting digital circuits. IEEE Trans. Appl. Supercond. 21 (3), 780-786 (2011)
56. Ren, J., Semenov, V.K., Polyakov, Y.A., Averin, D.V., Tsai, J.S.: Progress towards
reversible computing with nSQUID arrays. IEEE Trans. Appl. Supercond. 19 , 961-
967 (2009)
57. Rice, J.: A new look at reversible memory elements. In: Proceedings of International
Symposium on Circuits and Systems (ISCAS) 2006, Kos, Greece, pp. 243-246, May
2006
58. Semenov, V.K., Danilov, G.V., Averin, D.V.: Classical and quantum operation
modes of the reversible Josephson-junction logic circuits. IEEE Trans. Appl. Super-
cond. 17 , 455-461 (2007)
59. Shende, V.V., Prasad, A., Markov, I., Hayes, J.: Synthesis of reversible logic cir-
cuits. IEEE Trans. CAD 22 , 710-722 (2003)
60. Swaminathan, G.: Concurrent error detection techniques using parity. In: M.S.E.E.
Thesis, University of Virginia, Charlottesville, VA (1989)