Information Technology Reference
In-Depth Information
to MS-ECC [12] and conventional triplication, Flexicache provides a cache with
a higher capacity in low-power mode with significantly less energy consumption.
Also, Flexicache can provide higher reliability against non-persistent faults.
Future Work: A way of overcoming the lack of knowledge of voltage-reliability
relationship could be the integration with lightweight error detection schemes,
such as ECC. When error handling is beyond the capacity of error detection
schemes, the in-cache redundancy can be increased.
Acknowledgments.
This work was supported by the FP7 ParaDIME Project,
grant agreement no. 318693 and by the Ministry of Science and Technology of
Spain and the European Union (FEDER funds) under contracts TIN2008-02055-
E and TIN2012-34557.
References
1. The Electric VLSI Design System (2014),
http://www.staticfreesoft.com
2. Predictive technology model (2014),
http://ptm.asu.edu/
3. Abella, J., et al.: Low Vccmin Fault-Tolerant Cache with Highly Predictable Per-
formance. In: MICRO, pp. 111-121 (2009)
4. Agarwal, A., et al.: Process Variation in Embedded Memories: Failure Analysis
and Variation Aware Architecture. IEEE Journal of Solid-State Circuits 40(9),
1804-1814 (2005)
5. Ansari, A., et al.: ZerehCache: Armoring Cache Architectures in High Defect Den-
sity Technologies. In: MICRO, pp. 100-110 (2009)
6. Armejach, A., et al.: Using a Reconfigurable L1 Data Cache for Ecient Version
Management in Hardware Transactional Memory. In: PaCT (2011)
7. Bajura, M.A., et al.: Models and Algorithmic Limits for an ECC-Based Approach
to Hardening Sub-100-nm SRAMs. IEEE Trans. Nuclear Science 54(4), 935-945
(2007)
8. Baumann, R.: Soft Errors in Advanced Computer Systems. IEEE Design and
Test 22, 258-266 (2005)
9. Chakraborty, A., et al.: E
<
mc2: Less energy through multi-copy cache. In:
CASES, pp. 237-246 (2010)
10. Chen, C.L., Hsiao, M.Y.: Error-Correcting Codes for Semiconductor Memory Ap-
plications: A State-Of-The-Art Review. IBM Journal of Research and Develop-
ment 28(2), 124-134 (1984)
11. Chen, G.K., et al.: Yield-Driven Near-Threshold SRAM Design. In: ICCAD 2007,
pp. 660-666 (2007)
12. Chishti, Z., et al.: Improving Cache Lifetime Reliability at Ultra-Low Voltages. In:
MICRO, pp. 89-99 (2009)
13. Constantinescu, C.: Trends and challenges in vlsi circuit reliability. IEEE Micro 23,
14-19 (2003)
14. Cosemans, S., Dehaene, W., Catthoor, F.: A 3.6 pJ/Access 480 MHz, 128 kb On-
Chip SRAM with 850 MHz Boost Mode in 90 nm CMOS with Tunable Sense
Amplifiers. IEEE Journal of Solid-State Circuits 44, 2065-2077 (2009)
15. Dreslinski, R.G., et al.: Near-Threshold Computing: Reclaiming Moore's Law
Through Energy Ecient Integrated Circuits. Proceedings of the IEEE 98(2),
253-266 (2010)
