Civil Engineering Reference
In-Depth Information
[LRSV83]
E. Leelarasmee, A. E. Ruehli, and A. L. Sarigiovanni-Vincentelli.
The waveform relaxation method for the time-domain analysis of
large scale integrated circuits and systems.
IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems,
CAD-1(3):131-145, July 1983.
[LS91]
C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry.
Algorithmica,
6:5-35, 1991.
D. Lehther and S. S. Sapatnekar. Clock tree synthesis for mul-
tichip modules. In
Proceedings of the IEEE/ACM International
Conference on Computer-Aided Design,
pages 53-56, 1996.
[LS96]
D. Lehther and S. S. Sapatnekar. Moment-based techniques for rlc
clock tree construction.
IEEE Transactions on Circuits and Sys-
tems II: Analog and Digital Signal Processing,
45(1):69-79, Jan-
uary 1998.
[LS98]
L.-T. Liu, M. Shih, N.-C. Chou, C.-K. Cheng, and W. Ku.
Performance-driven partitioning using retiming and replication.
In
Proceedings of the IEEE/ACM International Conference on
Computer-Aided Design,
pages 296-299, 1993.
[LTW94]
J.-f. Lee, D. T. Tang, and C. K. Wong. A timing analysis al-
gorithm for circuits with level-sensitive latches. In
Proceedings
of the IEEE/ACM International Conference on Computer-Aided
Design,
pages 743-748, 1994.
D. G. Luenberger.
Linear and Nonlinear Programming.
Addison-
Wesley, Reading, Massachusetts, 1984.
[Lue84]
C. Legl, P. Vanbekbergen, and A. Wang. Retiming of edge-
triggered circuits with multiple clocks and load enables. In
Work-
shop Notes, International Workshop on Logic Synthesis,
1997.
[LVW97]
Y. Z. Liao and C. K. Wong. An algorithm to compact a VLSI
symbolic layout with mixed constraints.
IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems,
2(2):62-69, April 1983.
[LW83]
[LZ03]
C. Lin and H. Zhou. Retiming for wire pipelining in system-on-
chip. In
Proceedings of the IEEE/ACM International Conference
on Computer-Aided Design,
pages 215-220, 2003.
S. Malik. Analysis of cyclic combinational circuits.
IEEE Trans-
actions on Computer-Aided Design of Integrated Circuits and Sys-
tems,
13(7):950-956, July 1995.
[Mal95]
