Civil Engineering Reference
In-Depth Information
[LKA95b]
S. Lejmi‚ B. Kaminska‚ and B. Ayari. Retiming‚ resynthesis‚ and
partitioning for the pseudo-exhaustive testing of sequential cir-
cuits. In
Proceedings of the IEEE VLSI Test Symposium‚
pages
434-439‚ 1995.
S. Lejmi‚ B. Kaminska‚ and B. Ayari. Synthesis and retiming for
the pseudo-exhaustive BIST of synchronous sequential circuits.
In
Proceedings of the IEEE International Test Conference‚
pages
683-692‚ 1995.
[LKA95c]
[LKA02]
F. Liu‚ C. V. Kashyap‚ and C. J. Alpert. A delay metric for
rc circuits based on the weibull distribution. In
Proceedings of
the IEEE/ACM International Conference on Computer-Aided De-
sign‚
pages 620-624‚ 2002.
[LKW93]
S. Lejmi‚ B. Kaminska‚ and E. Wagneur. Resynthesis and retiming
of synchronous sequential circuits. In
Proceedings of the IEEE
International Symposium on Circuits and Systems‚
pages 1674-
1677‚ 1993.
[LKWC02]
J. J. Liou‚ A. Krstic‚ L. C. Wang‚ and K. T. Cheng. False-
path-aware statistical timing analysis and efficient path selection
for delay testing and timing validation. In
Proceedings of the
ACM/IEEE Design Automation Conference‚
pages 566-569‚ June
2002.
[LM84]
T.-M. Lin and C. A. Mead. Signal delay in general RC networks.
IEEE Transactions on Computer-Aided Design of Integrated Cir-
cuits and Systems‚
3(4)‚ October 1984.
Y. Liu‚ S. R. Nassif‚ L. T. Pileggi‚ and A. J. Strojwas. Impact
of interconnect variations on the clock skew of a gigahertz micro-
processor. In
Proceedings of the ACM/IEEE Design Automation
Conference‚
pages 168-171‚ June 2000.
[LNPS00]
K. N. Lalgudi and M. Papaefthymiou. DELAY: An efficient tool
for retiming with realistic delay modeling. In
Proceedings of the
ACM/IEEE Design Automation Conference‚
pages 304-309‚1995.
[LP95a]
[LP95b]
K. N. Lalgudi and M. C. Papaefthymiou. Efficient retiming under
a general delay model. In
Advanced Research in VLSI : the 1995
MIT/UNC-Chapel Hill Conference‚
pages 368-382‚ 1995.
K. N. Lalgudi and M. Papaefthymiou. Fixed-phase retiming for
low power. In
Proceedings of the International Symposium of Low
Power Electronics and Design‚
pages 259-264‚ 1996.
[LP96]
C. Leiserson‚ F. Rose‚ and J. B. Saxe. Optimizing synchronous
circuitry by retiming. In
Proceedings of the 3rd Caltech Conference
on VLSI‚
pages 87-116‚ 1983.
[LRS83]
