Civil Engineering Reference
In-Depth Information
Proceedings of the IEEE Asian Test Symposium‚
pages 94-99‚
1996.
H.-Y. Hsieh‚ W. Liu‚ P. Franzon‚ and R. Cavin III. Clocking
optimization and distribution in digital systems with scheduled
skews.
Journal of VLSI Signal Processing Systems for Signal‚
Image and Video Technology‚
16(2/3):131-148‚ June/July 1997.
[HLFC97]
[HN01]
D. Harris and S. Naffziger. Statistical cock skew modeling with
data delay variations.
IEEE Transactions on
VLSI Systems‚
9(6):888-898‚ December 2001.
[HS00]
J. Hu and S. S. Sapatnekar. Algorithms for non-hanan-based opti-
mization for VLSI interconnect under a higher order AWE model.
IEEE Transactions on Computer-Aided Design of Integrated Cir-
cuits and Systems‚
19(4):446-458‚ April 2000.
[HSFK89]
D. Hill‚ D. Shugard‚ J. Fishburn‚ and K. Keutzer.
Algorithms
and Techniques for VLSI Layout Synthesis.
Kluwer Academic
Publishers‚ Boston‚ MA‚ 1989.
M. Heshami and B. A. Wooley. A 250-MHz skewed-clock pipelined
data buffer.
IEEE Journal of Solid-State Circuits‚
31(3):376-383‚
March 1996.
[HW96]
[HWMS03]
B. Hu‚ Y. Watanabe‚ and M. Marek-Sadowska. Gain-based tech-
nology mapping for discrete-size cell libraries. In
Proceedings of
the ACM/IEEE Design Automation Conference‚
pages 574-579‚
2003.
[ILP92]
A. Ishii‚ C. E. Leiserson‚ and M. C. Papaefthymiou. Optimiz-
ing two-phase‚ level-clocked circuitry. In
Advanced Research in
VLSI and Parallel Systems: Proceedings of the 1992 Brown/MIT
Conference‚
pages 246-264‚ 1992.
[IP96]
A. T. Ishii and M. C. Papaefthymiou. Efficient pipelining of level-
clocked circuits with min-max propagation delays. In
Workshop
Notes‚ International Workshop on Timing Issues in the Specifica-
tion and Synthesis of Digital Systems‚
pages 39-51‚ 1996.
[Ish93]
A. T. Ishii. Retiming gated-clocks and precharged circuit struc-
tures. In
Proceedings of the IEEE/ACM International Conference
on Computer-Aided Design‚
pages 300-307‚ 1993.
E. Jacobs and M. R. C. M. Berkelaar. Gate sizing using a statis-
tical delay model. In
Proceedings of Design‚ Automation and Test
in Europe Conference‚
pages 283-290‚ 2000.
[JB00]
