Impact of Hardware/Software Partitioning and MicroBlaze FPGA Configurations on the Embedded Systems Performances - Complex System Modelling and Control Through Intelligent Soft Computations - page 729

Nasreddine, N., Boizard, J. L., Escriba, C., & Fourniols, J. Y. (2010). Wireless sensors networks
emulator implemented on a FPGA. In International Conference on Field-Programmable
Technology (FPT) (pp. 279 - 282), December 8 - 10, 2010. doi: 10.1109/fpt.2010.5681484 .
Noonburg, D. B., & Shen, J. P. (1997). A framework for statistical modeling of superscalar
processor performance. In 3rd International Symposium on High-Performance Computer
Architecture (pp. 298 5, 1997. doi: 10.1109/hpca.1997.569691 .

Reynari, L. M., Cucinotta, F., Serra, A., & Lavagno, L. (2001). A hardware/software co-design
fl

309), February 1

- -

flow and IP library based of simulink. In Design Automation Conference (pp. 593 598), 2001.

-

doi: 10.1109/dac.2001.156209 .
Samarawickrama, M., Rodrigo, R., & Pasqual, A. (2010). HLS approach in designing FPGA-
based custom coprocessor for image preprocessing. In 5th International Conference on
Information and Automation for Sustainability (ICIAFs) (pp. 167 171), December 17 19,

- -

2010. doi: 10.1109/iciafs.2010.5715654 .
Sorin, D. J., Pai, V. S., Adve, S. V., Vemon, M. K., & Wood, D. A. (1998). Analytic evaluation of
shared-memory systems with ILP processors. In The 25th Annual International Symposium on
Computer Architecture (pp. 380 - 391), June 27 - July 1, 1998. doi: 10.1109/isca.1998.694797 .
Stitt, G., Lysecky, R., & Vahid, F. (2003). Dynamic hardware/software partitioning: A rst
approach. In Proceedings of the 40th Annual Design Automation Conference (pp. 250 - 255).
Stoy, E., & Zebo, P. (1994). A design representation for hardware/software co-synthesis. In The
20th EUROMICRO Conference on System Architecture and Integration (pp. 192 - 199),
September 5 - 8, 1994. doi: 10.1109/eurmic.1994.390391 .
Talpin, J., Le Guernic, P., Shukla, S. K., Gupta, R., & Doucet, F. (2003). Polychrony for formal
refinement-checking in a system-level design methodology. In 3rd International Conference
on Application of Concurrency to System Design (pp. 9

19), June 18 20, 2003. doi: 10.1109/

- -

csd.2003.1207695 .
Thangavelu, A., Varghese, M. V., & Vaidyan, M. V. (2012). Novel FPGA based controller design
platform for DC DC buck converter using HDL co-simulator and Xilinx system generator. In

IEEE Symposium on Industrial Electronics and Applications (ISIEA)

-

(pp. 270 274),

-

26, 2012. doi: 10.1109/isiea.2012.6496642 .
Wakabayashi, K., & Okamoto, T. (2000). C-based SoC design

September 23

-

flow and EDA tools: An ASIC and
system vendor perspective. IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems, 19(12), 1507

fl

1522.
Washington, C., & Dolman, J. (2010). Creating next generation HIL simulators with FPGA
technology. In IEEE AUTOTESTCON (pp. 1 - 6), September 13 - 16, 2010. doi: 10.1109/autest.
2010.5613618 .
Wiangtong, T., Cheung, P. Y., & Luk, W. (2005). Hardware/software code sign: A systematic
approach targeting data-intensive applications. IEEE Signal Processing Magazine, 22(3),
14 - 22.
Wolf W. (2003). A decade of hardware/software codesign. Computer, 36(4), 38 - 43.
Xiaoyin, S., & Dong, S. (2007). Development of a new robot controller architecture with FPGA-
based IC design for

-

improved high-speed performance. Industrial Informatics, IEEE

Transactions on, 3(4), 312 321.

-