Information Technology Reference
In-Depth Information
Jianzhuang, W., Youping, C., Jingming, X., Bing, C., & Haiping, L. (2008). System structure for
FPGA-based SOPC design using hard tasks. In 6th IEEE International Conference on
Jing-Jie, W., & Rui, H. (2011). A FPGA-based wireless security system. In Third International
Conference on Multimedia Information Networking and Security (MINES) (pp. 512
515),
-
6, 2011. doi:
10.1109/mines.2011.82
.
Joven, J., Strict, P., Castells-Rufas, D., Bagdia, A., De Micheli, G., & Carrabina, J. (2011). HW-
SW implementation of a decoupled FPU for arm-based cortex-M1 SOCS in FPGAS. In 6th
IEEE International Symposium on Industrial Embedded Systems (SIES) (pp. 1
November 4
-
8), June 15
17,
-
-
2011. doi:
10.1109/sies.2011.5953649
.
Kalavade, A., & Lee, E. A. (1994). A global criticality/local phase driven algorithm for the
constrained hardware/software partitioning problem.
In 3rd International Workshop on
Hardware/Software Codesign (pp. 42
48), September 22
24, 1994. doi:
10.1109/hsc.1994.
-
-
336724
.
Kalomiros, J. A., & Lygouras, J. (2008). Design and evaluation of a hardware/software FPGA-
based system for fast image processing. Microprocessors and Microsystems, 32(2), 95
-
106.
Kikuchi, H., & Morioka, K. (2012). Development of wireless image sensor nodes based on FPGA
for human tracking in intelligent space. In IECON 2012
—
38th Annual Conference on IEEE
Korb, M., & Noll, T. G. (2010). LDPC decoder area, timing, and energy models for early
quantitative hardware cost estimates. In International Symposium on System on Chip (SoC)
(pp. 169
30, 2010. doi:
10.1109/issoc.2010.5625546
.
Ku, D. C., & De Mitcheli, G. (1992). Relative scheduling under timing constraints: Algorithms for
high-level synthesis of digital circuits. IEEE Transactions on Computer-Aided Design of
Integrated Circuits and Systems, 11(6), 696
172), September 29
-
-
718.
Lach, J., Mangione-Smith, W. H., & Potkonjak, M. (1999). Robust FPGA intellectual property
protection through multiple small watermarks. In Proceedings 36th Design Automation
Conference (pp. 831
-
836), 1999.
Li, Y.-T. S., & Malik, S. (1995). Performance analysis of embedded software using implicit path
enumeration. ACM SIGPLAN Notices, 30(11), 88
-
98.
Lingbo, Z., Fuchun, S., & Zengqi, S. (2006). Cloud model-based controller design for flexible-link
manipulators. In IEEE Conference on Robotics, Automation and Mechatronics (pp. 1
-
5),
December 2006. doi:
10.1109/ramech.2006.252742
.
L
ó
pez-Vallejo, M., & L
ó
pez, J. C. (2003). On the hardware-software partitioning problem: System
modeling and partitioning techniques. ACM Transactions on Design Automation of Electronic
Systems (TODAES), 8(3), 269
-
297.
Lysecky, R., & Vahid, F. (2004). A configurable logic architecture for dynamic hardware/software
partitioning. In Design, Automation and Test in Europe Conference and Exhibition (pp. 480-
485), February 16
-
20, 2004. doi:
10.1109/date.2004.1268892
.
Madsen, J., Grode, J., Knudsen, P. V., Petersen, M. E., & Haxthausen, A. (1997). LYCOS: The
Lyngby co-synthesis system. Design Automation for Embedded Systems, 2(2), 195
-
235.
Mcloone, M., & Mccanny, J. V. (2003). Generic architecture and semiconductor intellectual
property cores for advanced encryption standard cryptography. IEE Proceedings on Computers
and Digital Techniques, 150(4), 239
-
244.
Monmasson, E., & Cirstea, M. N. (2007). FPGA design methodology for industrial control
systems
-
1842.
Mysore, N., Akcakaya, M., Bajcsy, J., & Kobayashi, H. (2005). A new performance evaluation
technique for iteratively decoded magnetic recording systems. In Digests of the IEEE
—
A review. IEEE Transactions on Industrial Electronics, 54(4), 1824
-
Search WWH ::
Custom Search