Information Technology Reference
In-Depth Information
6.1.2 Software Experimental Setup
In this chapter, we propose to immediately generate a cryptographic application as a
co-processor (Hardware part) that will be added to a MicroBlaze using FSL
interface (Software part). EDK tool will be used to perform the integration of both
Hardware and Software in our architecture design. To implement Virtex-5
embedded applications, we use CoDevelopper TM tool to generate co-processors or
IPs (HLS methodology) and Xilinx Project Studio (XPS) to con
gure the FPGA
including one MicroBlaze soft-core.
EDK Development Kit
The Xilinx EDK contains both an integrated development environment (IDE)
named Xilinx Platform Studio (XPS) to create the Microprocessor Hardware
Speci
file and the Software Design Kit (EDK) to create a Micro-
processor Software Speci
cation (MHS)
cation (MSS)
file. The MHS
le de
nes the embedded
system processor, architecture and peripherals. The MSS
nes the library
customization parameters for peripherals, the processor customization parameters,
the standard I/O devices, the interrupt handler routines, etc.
le de
CoDeveloper TM
CoDeveloper
is a commercialized by Impulse Accelerated Technologies in the
CAD market. It allows designers to compile C applications directly into optimized
logic ready for use with Xilinx FPGAs, in few times. ImpulseC code, the input
language of CoDeveloper
, can be written and debugged in any ANSI standard C
environment. The implemented algorithm can use both
floating-point data
point types. Impulse C is a library of functions and related data types that give a
programming environment, and a programming model, for parallel applications
targeting FPGA-based platforms. It has been optimized for mixed software/hard-
ware targets, with the goal of abstracting details of inter-process communication
and can allow relatively platform-independent application design. CoDeveloper
xed and
fl
includes the Impulse C libraries and associated software tools that help designers
use standard C language for the design of highly parallel applications targeting
FPGAs.
Search WWH ::




Custom Search