A Novel Design Methodology for High Tuning Linearity and Wide Tuning Range Ring Voltage Controlled Oscillator - VLSI Design and Test - page 18

10. Lee, T.-H., Abshire, P.A.: Design Methodology for a Low-Frequency Current-Starved
Voltage-Controlled Oscillator with a Frequency Divider. In: International Midwest
Symposium on Circuits and Systems, MWSCAS (2012), pp. 646-649 (2012)
11. Wakayama, M.H., Abidi, A.A.: A 30 MHz Low-Jitter High-Linearity CMOS Voltage-
Controlled Oscillator. IEEE J. Solid-State Circuits 22(6), 1074-1081 (1987)
12. McNeill, J.A.: Interpolating ring VCO with V-to-f linearity compensation. IEEE
Electronics Letters 30(24), 2003-2004 (1994)
13. Baker, R.J.: CMOS: Circuit Design, Layout and Simulation, 3rd edn. Wiley-IEEE (2010)
14. Ayranci, E., Christensen, K., Andreani, P.: Enhancement of VCO Linearity and Phase
Noise by Implementing Frequency Locked Loop. In: EUROCON: The International
Conference on Computer as a Tool, pp. 2593-2599 (2007)
15. Park, Y.S., Choi, W.-Y.: Supply Noise Insensitive Ring VCO with On-Chip Adaptive
Bias-Current and Voltage-Swing Control. In: IEEE International Symposium on Circuits
and Systems (ISCAS), pp. 229-232 (2011)
16. Herzel, F., Razavi, B.: A Study of Oscillator Jitter Due to Supply and Substrate Noise.
IEEE Trans. Circuits Syst. II: Analog and Digital Signal Processing 46, 56-62 (1999)
17. McNeill, J.A., Ricketts, D.S.: The Designer's Guide to Jitter in Ring Oscillators. Springer
(2009)