Information Technology Reference
In-Depth Information
References
1. Martin, G., Chang, H.: System-on-chip design. In: Proceedings of the 4th International Con-
ference on ASIC, pp. 12-17 (2001)
2. Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Pro-
ceedings of the Design Automation Conference, pp. 684-689 (2001)
3. Bjerregaard, T., Mahadevan, S.: A survey of research and practices of network-on-chip. ACM
Comput. Surv. 38(1) (June 2006)
4. Marculescu, R., Ogras, U.Y., Peh, L.-S., Jerger, N.E., Hoskote, Y.: Outstanding research
problems in noc design: System, microarchitecture, and circuit perspectives. IEEE Trans-
actions on Computer-Aided Design of Integrated Circuits and Systems 28(1), 3-21 (2009)
5. Hu, J., Marculescu, R.: Dyad - smart routing for networks-on-chip. In: 41st Proceedings of
the Design Automation Conference, pp. 260-263 (2004)
6. Duato, J., Yalamanchili, S., Ni, L.M.: Interconnection networks - an engineering approach.
IEEE (1997)
7. Glass, C.J., Ni, L.M.: Fault-tolerant wormhole routing in meshes. In: The Twenty-Third In-
ternational Symposium on Fault-Tolerant Computing, FTCS-23, Digest of Papers 1993, pp.
240-249 (1993)
8. Glass, C.J., Ni, L.M.: The turn model for adaptive routing. In: Proceedings of the 19th Annual
International Symposium on Computer Architecture, pp. 278-287 (1992)
9. Ali, M., Welzl, M., Zwicknagl, M., Hellebrand, S.: Considerations for fault-tolerant network
on chips. In: The 17th International Conference on Microelectronics, ICM 2005, p. 5 (2005)
10. Boppana, R.V., Chalasani, S.: Fault-tolerant wormhole routing algorithms for mesh networks.
IEEE Transactions on Computers 44(7), 848-864 (1995)
11. Flich, J., Duato, J.: Logic-based distributed routing for nocs. Computer Architecture Let-
ters 7(1), 13-16 (2008)
12. Jain, L., Al-Hashimi, B., Gaur, M.S., Laxmi, V., Narayanan, A.: Nirgam: A systemc based
cycle accurate noc simulator (2010),
http://www.nirgam.ecs.soton.ac.uk/
