Information Technology Reference
In-Depth Information
For larger circuit custom implementation of WCPG_in_PG architecture is not feasible
for high complexity. WCPG_in_PG design of large circuit may be done by designing
proposed WCPG_in_PG architecture in RTL level by HDL coding, simulation,
synthesis and then generating layout in Cadence/Synopsys CAD tool.
References
1.
Monteiro, J.C., Oliveira, A.L.: Finite State machine Decomposition for Low Power. In:
Proc. of Design Automation Conference, pp. 758-763 (1998)
2.
Kim, S., Kosonocky, S.V., Knebel, D.R., Stawiasz, K., Heidel, D., Immediato, M.: Mini-
mizing Inductive Noise in System-On-a-Chip with Multiple Power Gating Structures. In:
Proc. of the 29th European Solid-State Circuits Conference, pp. 635-638 (2003)
3.
Gill, S.S., Chandel, R., Chandel, A.: Genetic Algorithm Based Approach to Circuit Parti-
tioning. International Journal of Computer and Electrical Engineering 2(2), 1793-8163
(2010)
4.
Chaudhury, S., Rao, J.S., Chattopadhyay, S.: Synthesis of Finite State Machines for Low
Power and Testability. In: IEEE APCCAS, Singapore, December 4-7 (2006)
5.
Kumar, M.T., Pradhan, S.N., Chattopadhyay, S.: Power-gated FSM Synthesis Integrating
Partitioning and State Assignment. In: IEEE TENCON, Hyderabad, November 18-21
(2008)
6.
Choudhury, P., Pradhan, S.N.: An Approach for Low Power Design of Power Gated Finite
State Machines Considering Partitioning and State Encoding Together. Journal of Low
Power Electronics 8, 1-12 (2012)
7.
Mistry, J.N., Al-Hashimi, B.M., Flynn, D., Hill, S.: Sub-Clock Power-Gating Technique
for Minimising Leakage Power During Active Mode. In: Design, Automation and Test in
Europe, Grenoble, France, March 14-18. ACM/IEEE (2011)
8.
Pradhan, S.N., Nath, D., Choudhury, P., Nag, A.: Within-Clock Power Gating Architecture
Implementation to Reduce Leakage. In: 5th International Conference on Computers and
Devices for Communication (CODEC 2012), Kolkata, December 17-19 (2012)
