An Improved gm/ID Methodology for Ultra-Low-Power Nano-Scale CMOS OTA Design - VLSI Design and Test - page 133

Fig. 6. Flow chart of the improved g m /I D methodology