Pipelining, Retiming, Look-ahead Transformation and Polyphase Decomposition - Digital Design of Signal Processing Systems: A Practical Approach - page 341

4. S. Dey and S. Chakradhar, “Retiming sequential circuits to enhance testability,” in Proceedings of IEEE VLSI Test
Symposium, 1994, pp. 28-33.
5. S. Krishnawamy, I. L. Markov and J. P. Hayes, “Improving testability and soft-error resilience through retiming,”
in Proceedings of DAC, ACM/IEEE 2009, pp. 508-513.
6. N. Weaver, Y. Markovshiy, Y. Patel and J. Wawrzynek, “Post-placement C-slow retiming for the Xilinx Virtex
FPGA,” in Proceedings of SIGDA, ACM 2003, pp. 185-194.
7. Synopsys/Xilinx. “High-density design methodology using FPGA complier,” application note, 1998.
8. D. K. Y. Tong, E. F. Y. Young, C. Chu and S. Dechu, “Wire retiming problemwith net topology optimization,” IEEE
Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, vol. 26, pp. 1648-1660.
9. H. H. Loomis and B. Sinha, “High-speed recursive digital filter realization,” Circuits, Systems Signal Processing,
1984, vol. 3, pp. 267-294.
10. K. K. Parhi andD. G. Messerschmitt, “Pipeline interleaving and parallelism in recursive digital filters.-Pts I and II,”
IEEE Transactions on Acoustics, Speech and Signal Processing, 1989, vol. 37, pp. 1099-1135.
11. Z. Jiang and A. N. Willson, “Design and implementation of efficient pipelined IIR digital filters,” IEEE
Transactions on Signal Processing, 1995, vol. 43, pp. 579-590.
12. F. J. Harris, C. Dick and M. Rice, “Digital receivers and transmitters using polyphase filter banks for wireless
communications,” IEEE Transactions on Microwave Theory and Technology, 2003, vol. 51, pp. 1395-1412.
13. A. V. Oppenheim and R. W. Schafer, Discrete-time Signal Processing, 3rd edn, 2009, Prentice-Hall.
14. C. Soviani, O. Tardieu, and S. A. Edwards, ''Optimizing Sequential Cycles Through Shannon Decomposition and
Retiming'', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 3,
March 2007.
15. S. A. Khan, ''Effective IIR filter architectures for decimation and interpolation applications'', Technical Report
CASE May 2010.