Digital Signal Processing Reference
In-Depth Information
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Level
1
2
3
4
5
6
………………………………………………………………………
………………………………………………………………………
(a)
(b)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
STAGE 1
STAGE 1
STAGE 2
STAGE 2
STAGE 3
STAGE 3
STAGE 4
STAGE 4
…………………………………………………………………
………………………………………………………………………
(c)
(d)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
c
1
c
4
c
2
(g ,p )
(g ,p )
STAGE 1
c
3
c
5
STAGE 2
(g ,p )
(g ,p )
STAGE 3
c
6
(g ,p )
(g ,p )
STAGE 4
c
7
(g ,p )
(g ,p )
STAGE 6
…………………………………………………………………
(e)
(f)
Figure 5.14
Binary carry look-ahead adder logic for generating all the carries in a tree of logic moving
from LSB to MSB. (a) Serial implementation. (b) Brent-Kung adder. (c) Ladner-Fischer parallel prefix
adder. (d) Kogge-Stone parallel prefix adder. (e) Han-Carlson parallel prefix adder. (f) Regular layout of
an 8-bit Brent-Kung adder
always@(*)
begin
// Linearly apply dot operators
P[0] = p[0];
G[0] = g[0];
for (i=1; i<N; i=i+1)
begin
Search WWH ::
Custom Search