Hardware Reference
In-Depth Information
61. Wieferink, A., Leupers, R., Ascheid, G., H. Meyer, T. Michiels, A. Nohl and T. Kogel:
Retargetable generation of TLM bus interfaces for MPSoC platforms. CODES+ISSS'05
(2005).
62. Yi, Y., Kim, D. & Ha, S.: Fast and time-accurate cosimulation with OS scheduler modeling.
Design Automation of Embedded Systems, V.8, N.2-3: Springer (2003).
63. Yoo, S., Nicolescu, G., Gauthier L.G. & Jerraya, A.A.: Automatic generation of fast timed
simulation models for operating systems in SoC design, Proc. of DATE, IEEE (2002).
Search WWH ::




Custom Search