High-Level Modeling and Exploration of a Powerline Communication Network Based on System-on-Chip - Multi-objective Design Space Exploration of Multiprocessor SoC Architectures - page 164

Fig. 7.11 Loss vs throughput, from Node 1 to Node 0