Conclusions and Open Problems - The Unknown Component Problem: Theory and Applications - page 289

83. R.P. Kurshan, M. Merritt, A. Orda, S.R. Sachs, Modelling asynchrony with a synchronous
model. Formal Methods Syst. Des. 15 (3), 175-199 (1999)
84. D. Lee, K.K. Sabnani, D.M. Kristol, S. Paul, Conformance testing of protocols specified as
communicating finite state machines-a guided random walk based approach. Commun. IEEE
Trans. 44 (5), 631-640 (1996)
85. B. Lin, A.R. Newton, Implicit manipulation of equivalence classes using binary deci-
sion diagrams. in The Proceedings of the International Conference on Computer Design ,
pp. 81-85, Sept 1991
86. B. Lin, Synthesis of VLSI designs with symbolic techniques . PhD thesis, U.C. Berkeley, Tech.
Report No. UCB/ERL M91/105, 1991
87. R. Lisanke, Logic synthesis benchmark circuits for the International Workshop on Logic
Synthesis , May 1989
88. T.-H. Liu, A. Aziz, V. Singhal, Optimizing designs containing black boxes. ACM Trans. Des.
Autom. Electron. Syst. 6 (4), 591-601 (2001)
89. N. Lynch, M. Tuttle, An introduction to input/output automata. CWI Q 2 (3) 219-246 (1989)
90. W.C. Mallon, J.T. Tijmen, T. Werhoeff, Analysis and applications of the XDI model. in
International Symposium on Advanced Research in Asynchronous Circuits and Systems , pp.
231-242, 1999
91. H. Marchand, S. Pinchinat, Supervisory control problem using symbolic bisimulation tech-
niques. in Proceedings of 2000 American Control Conference , pp. 4067-4071, June 2000
92. J.P. Marques-Silva, K.A. Sakallah, Grasp: A search algorithm for propositional satisfiability.
IEEE Trans. Comput. 48 (5), 506-521 (1999)
93. R. McNaughton, B uchi's sequential calculus. in The collected works of J. Richard B uchi ,eds.
by S. Mac Lane, D. Siefkes. (Springer, Berlin, 1990), pp. 382-97
94. P. Merlin, G.V. Bochmann, On the construction of submodule specifications and communica-
tion protocols. ACM Trans. Programm. Lang. Syst. 5 (1), 1-25 (1983)
95. G. De Micheli, Synthesis and Optimization of Digital Circuits . (McGraw-Hill, New York,
1994)
96. A. Mishchenko, R.K. Brayton, SAT-based complete don't-care computation for network
optimization. in The Proceedings of the Design, Automation and Test in Europe Conference ,
vol. 01, pp. 412-417, Mar 2005
97. A. Mishchenko, M.L. Case, R.K. Brayton, S. Jang, Scalable and scalably-verifiable sequential
synthesis. in The Proceedings of the International Conference on Computer-Aided Design ,
Nov 2008
98. A. Montanari, Linguaggi formali, automi e logiche. Classroom notes (in Italian), Department
of Mathematics and Computer Science, University of Udine, Apr 2011
99. T.E. Murphy, X.-J. Geng, J. Hammer, On the control of asynchronous machines with races.
IEEE Trans. Automat. Control 48 (6), 1073-1081 (2003)
100. R. Negulescu, Process spaces. in Proceedings of CONCUR 2000, 11th International Confer-
ence on Concurrency Theory , ed. by C. Palamidessi. volume 1877 of LNCS , pp. 199-213.
(Springer, New York, 2000)
101. A. Overkamp, Supervisory control using failure semantics and partial specifications. IEEE
Trans. Automat. Control 42 (4), 498-510 (1997)
102. R. Passerone, Semantic Foundations for Heterogeneous Systems . PhD thesis, EECS Depart-
ment, University of California, Berkeley, 2004
103. R. Passerone, Interface specification and converter synthesis. in Embedded Systems Hand-
book , ed. by R. Zurawski. (CRC, Taylor and Francis Group, 2005)
104. R. Passerone, L. de Alfaro, T.A. Henzinger, A.L. Sangiovanni-Vincentelli, Convertibility
verification and converter synthesis: two faces of the same coin. in ICCAD ,eds.byL.T.
Pileggi, A. Kuehlmann. (ACM, New York, 2002), pp. 132-139
105. R. Passerone, J.A. Rowson, A.L. Sangiovanni-Vincentelli, Automatic synthesis of interfaces
between incompatible protocols. in DAC , pp. 8-13, 1998
106. J. Peng, J. Hammer, Input/output control of asynchronous sequential machines with races.
Int. J. Control 83 (1), 125-144 (2010)