Hardware Reference
In-Depth Information
V DD
M 6
M 10
M 7
M 9
M 8
I ref
Z 2
X 2
X 1
Z 1
M 3
M 1
M 2
M 4
Y 2
Y 1
M 5
M 12
M 11
V SS
Fig. 16.4 FDCCCII proposed by Fani and Farshidi (Adapted from [ 22 ]
2013 Springer Science
©
+ Business Media)
The bacterial foraging optimization solves a bi-objective optimization algorithm to
obtain physical dimensions of the PMOS and NMOS transistors of the CMOS CCII
+. Through a series of simulation experiments conducted for several bias currents, it
has been demonstrated that the proposed algorithm provides satisfactorily better
results in comparison to those produced by particle swarm optimization and
differential evolution algorithm employed for the same design problem.
This approach yields an interesting design strategy for evolving improved
CMOS hardware not only for CCII + but also to large varieties of CCs and their
extended forms discussed in the various chapters of this monograph. This is another
area which appears to have lot of potential for further research to improve the
design of CCs, considering the fact that although a large number of CMOS CC
implementations are known in the literature but not much work appears to have
been done on optimizing the design of the developed CMOS CC architectures.
16.4 Current-Conveyor-Based Field Programmable
Analog Arrays (FPAA)
Although field programmable gate arrays (FPGA) have been in existence since
long, the notion of field programmable analog arrays (FPAA) is relatively new
innovation. A FPAA consists of a number of reconfigurable basic analog cells
which can be interconnected by a programmable architecture to perform a given
function. Although FPAAs are currently available from some manufacturers, they
are still not very popular because of the lack of real market and because of a number
 
Search WWH ::




Custom Search