References - Microarchitecture of Network-on-Chip Routers - page 164

References
Abts D, Weisser D (2007) Age-based packet arbitration in large-radix k-ary n-cubes. In: Proceed-
ings of the ACM/IEEE conference on Supercomputing (SC)
Accelera (2013) Ocp-ip protocol specification, v3.0
ARM (2013) AMBA AXI and ACE Protocol Specification
Arteris (2005) A comparison of network-on-chip and buses whitepaper. Tech. rep.
Arvind (2013) Fifos and ehrs: Designing modules with concurrent methods. In: Lecture Notes MIT
course 6.375: Complex Digital Systems
Ascia G, Catania V, Palesi M, Patti D (2008) Implementation and analysis of a new selection
strategy for adaptive routing in networks-on-chip. IEEE Transactions on Computers 57(6):
809-820
Azimi M, Dai D, Mejia A, Park D, Saharoy R, Vaidya AS (2009) Flexible and adaptive on-chip
interconnect for tera-scale architectures. Intel Technology Journal 13(4):62-77
Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of
the 20th ACM International Conference on Supercomputing (ICS)
Balkan A, QGang, UVishkin (2009) Mesh-of-trees and alternative interconnection networks for
single-chip parallelism. IEEE Transactions on VLSI Systems 17(10):1419-1432
Becker D (2012a) Adaptive backpressure: Efficient buffer management for on-chip networks. In:
IEEE ICCD
Becker D (2012b) Efficient microarchitecture for network-on-chip routers. PhD thesis, Stanford
University, URL http://purl.stanford.edu/wr368td5072
Becker DU, Dally WJ (2009) Allocator implementations for network-on-chip routers. In: Proc. of
the ACM/IEEEE Intern. Supercomputing Conf.
Benini L, Micheli GD (2002) Networks on chips: A new soc paradigm. Computer 35(1):70-78
Bergman K, Carloni L, Biberman A, Chan J, Hendry G (2014) Photonic Network-on-Chip Design.
Springer
Bertozzi D, Benini L (2004) Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-
Chip. IEEE Circuits and Systems Magazine 4
Bertozzi D, Dimitrakopoulos G, Flich J, Sonntag S (2014) The fast evolving landscape of on-chip
communication. Design Automation for Embedded Systems pp 1-18
Boucard P, Montperrus L (2009) Message switching system,us patent 7,639,704. URL https://
www.google.com/patents/US7639704
Boura YM, Das CR (1997) Performance analysis of buffering schemes in wormhole routers. IEEE
Transactions on Computers 46:687-694