References - Computer Architecture: A Quantitative Approach - page 731

625. Williams TE, Horowiz M, Alverson RL, Yang TS. A self-timed chip for division. In:
Losleben P, ed. Stanford Conference on Advanced Research in VLSI . Cambridge, Mass: MIT
Press; 1987.
626. Wilson Jr AW. Hierarchical cache/bus architecture for shared-memory multiprocessors.
Proc 14th Annual Int'l Symposium on Computer Architecture (ISCA) 1987;244-252.
627. Wilson RP, Lam MS. Efficient context-sensitive pointer analysis for C programs. Proc ACM
SIGPLAN'95 Conf on Programming Language Design and Implementation 1995;1-12.
628. Wolfe A, Shen JP. A variable instruction stream extension to the VLIW architecture. Proc
Fourth Int'l Conf on Architectural Support for Programming Languages and Operating Systems
(ASPLOS) 1991;2-14.
629. Wood DA, Hill MD. Cost-effective parallel computing. IEEE Computer . 1995;28(2):69-72
(February).
630. Wulf W. Compilers and computer architecture. Computer . 1981;14(7):41-47 (July).
631. Wulf W, Bell CG. C.mmp—A multi-mini-processor. Proc AFIPS Fall Joint Computer Conf.
1972;765-777.
632. Wulf W, Harbison SP. Reflections in a pool of processors—an experience report on C.mmp/
Hydra. Proc AFIPS National Computing Conf. 1978;939-951.
633. Wulf WA, McKee SA. Hiting the memory wall: Implications of the obvious. ACM
SIGARCH Computer Architecture News . 1995;23(1):20-24 (March).
634. Wulf WA, Levin R, Harbison SP. Hydra/C.mmp: An Experimental Computer System New
York: McGraw-Hill; 1981.
635. Yamamoto W, Serrano MJ, Talcot AR, Wood RC, Nemirosky M. Performance estimation of
multistreamed, superscalar processors. Proc 27th Annual Hawaii Int'l Conf on System Sciences
1994;195-204.
636. Yang Y, Mason G. Nonblocking broadcast switching networks. IEEE Trans on Computers .
1991;40(9):1005-1015 (September).
637. Yeager K. The MIPS R10000 superscalar microprocessor. IEEE Micro . 1996;16(2):28-40
(April).
638. Yeh T, Pat YN. Alternative implementations of two-level adaptive branch prediction. Proc
19th Annual Int'l Symposium on Computer Architecture (ISCA) 1993a;124-134 1992.
639. Yeh T, Pat YN. A comparison of dynamic branch predictors that use two levels of branch
history. Proc 20th Annual Int'l Symposium on Computer Architecture (ISCA) 1993b;257-266.