References - Computer Architecture: A Quantitative Approach - page 730

601. von Eicken T, Culler DE, Goldstein SC, Schauser KE. Active Messages: A mechanism for
integrated communication and computation. Proc 19th Annual Int'l Symposium on Computer
Architecture (ISCA) 1992.
602. Waingold E, Taylor M, Srikrishna D, et al. Baring it all to software: Raw Machines. IEEE
Computer . 1997;30:86-93 (September).
603. Wakerly J. Microcomputer Architecture and Programming New York: Wiley; 1989.
604. Wall DW. Limits of instruction-level parallelism. Proc Fourth Int'l Conf on Architectural Sup-
port for Programming Languages and Operating Systems (ASPLOS) 1991;248-259.
605. Wall DW. Limits of Instruction-Level Parallelism Palo Alto, Calif: Research Rep. 93/6,
Western Research Laboratory, Digital Equipment Corp.; 1993.
606. Walrand J. Communication Networks: A First Course Homewood, Ill: Aksen Associates/
Irwin; 1991.
607. Wang W-H, Baer J-L, Levy HM. Organization and performance of a two-level virtual-
real cache hierarchy. Proc 16th Annual Int'l Symposium on Computer Architecture (ISCA)
1989;140-148.
608. Watanabe T. Architecture and performance of the NEC supercomputer SX system. Parallel
Computing . 1987;5:247-255.
609. Waters F, ed. IBM RT Personal Computer Technology . Austin, Tex: SA 23-1057,0 IBM; 1986.
610. Watson WJ. The TI ASC—a highly modular and flexible super processor architecture. Proc
AFIPS Fall Joint Computer Conf. 1972;221-228.
611. Weaver DL, Germond T. The SPARC Architectural Manual, Version 9 Englewood Clifs,
N.J.: Prentice Hall; 1994.
612. Weicker RP. Dhrystone: A synthetic systems programming benchmark. Communications of
the ACM . 1984;27(10):1013-1030 (October).
613. Weiss S, Smith JE. Instruction issue logic for pipelined supercomputers. Proc 11th Annual
Int'l Symposium on Computer Architecture (ISCA) 1984;110-118.
614. Weiss S, Smith JE. A study of scalar compilation techniques for pipelined supercomputers.
Proc Second Int'l Conf on Architectural Support for Programming Languages and Operating Sys-
tems (ASPLOS) 1987;105-109.
615. Weiss S, Smith JE. Power and PowerPC San Francisco: Morgan Kaufmann; 1994.
616. Wendel D, Kalla R, Friedrich J, et al. The Power7 processor SoC. Proc Int'l Conf on IC Design
and Technology 2010;71-73.
617. Weste N, Eshraghian K. Principles of CMOS VLSI Design: A Systems Perspective 2nd ed.
Reading, Mass: Addison-Wesley; 1993.
618. Wiecek C. A case study of the VAX 11 instruction set usage for compiler execution.
Proc Symposium on Architectural Support for Programming Languages and Operating Systems
(ASPLOS) 1982;177-184.
619. Wilkes M. Slave memories and dynamic storage allocation. IEEE Trans Electronic Computers .
1965;EC-14(2):270-271 (April).
620. Wilkes MV. Hardware support for memory protection: Capability implementations. Proc
Symposium on Architectural Support for Programming Languages and Operating Systems
(ASPLOS) 1982;107-116.
621. Wilkes MV. Memoirs of a Computer Pioneer Cambridge, Mass: MIT Press; 1985.
622. Wilkes MV. Computing Perspectives San Francisco: Morgan Kaufmann; 1995.
623. Wilkes MV, Wheeler DJ, Gill S. The Preparation of Programs for an Electronic Digital Com-
puter Cambridge, Mass: Addison-Wesley; 1951.
624. Williams S, Waterman A, Paterson D. Rooline: An insightful visual performance model
for multicore architectures. Communications of the ACM . 2009;52(4):65-76 (April).