References - Computer Architecture: A Quantitative Approach - page 717

311. Kahan W. 7094-II system support for numerical analysis . SHARE Secretarial Distribution
SSD-159 University of Toronto: Department of Computer Science; 1968.
312. Kahaner DK. Benchmarks for 'real' programs. SIAM News 1988; November.
313. Kahn RE. Resource-sharing computer communication networks. Proc IEEE .

1972;60(11):1397-1407 (November).
314. Kane G. MIPS R2000 RISC Architecture Englewood Cliffs, N.J.: Prentice Hall; 1986.
315. Kane G. PA-RISC 2.0 Architecture Upper Saddle River, N.J: Prentice Hall; 1996.
316. Kane G, Heinrich J. MIPS RISC Architecture Englewood Cliffs, N.J: Prentice Hall; 1992.
317. Kaz RH, Paterson DA, Gibson GA. Disk system architectures for high performance com-
puting. Proc IEEE . 1989;77(12):1842-1858 (December).
318. Keckler SW, Dally WJ. Processor coupling: Integrating compile time and runtime schedul-
ing for parallelism. Proc 19th Annual Int'l Symposium on Computer Architecture (ISCA)
1992;202-213.
319. Keller RM. Look-ahead processors. ACM Computing Surveys . 1975;7(4):177-195 (December).
320. Keltcher CN, McGrath KJ, Ahmed A, Conway P. The AMD Opteron processor for mul-
tiprocessor servers . IEEE Micro . 2003;23(2):66-76 (March-April) dx.doi.org/

10.1109.MM.2003.119116 ; 2003.
321. Kembel R. Fibre Channel: A comprehensive introduction. Internet Week 2000; April.
322. Kermani P, Kleinrock L. Virtual Cut-Through: A New Computer Communication Switch-
ing Technique. Computer Networks . 1979;3:267-286 (January).
323. Kessler R. The Alpha 21264 microprocessor. IEEE Micro . 1999;19(2):24-36 (March/April).
324. Kilburn T, Edwards DBG, Lanigan MJ, Sumner FH. One-level storage system. IRE Trans on
Electronic Computers . 1962;EC-11:223-235 (April). Also appears in.
324. Siewiorek DP, Bell CG, Newell A. Computer Structures: Principles and Examples New
York: McGraw-Hill; 1962; 135-148.
325. Killian E. MIPS R4000 technical overview-64 bits/100 MHz or bust. Hot Chips III Symposium
Record 1991;1.6-1.19.
326. Kim MY. Synchronized disk interleaving. IEEE Trans on Computers . 1986;C-35(11):978-988
(November).
327. Kissell KD. MIPS16: High-density for the embedded market . Proc Real Time Systems '97 1997;
see www.sgi.com/MIPS/arch/MIPS16/MIPS16.whitepaper.pdf ; 1997.
328. Kitagawa K, Tagaya S, Hagihara Y, Kanoh Y. A hardware overview of SX-6 and SX-7 super-
computer. NEC Research & Development J. 2003;44(1):2-7 (January).
329. Knuth D. The Art of Computer Programming . Vol. II 2nd ed. Reading, Mass: Addison-Wesley;
1981.
330. Kogge PM. The Architecture of Pipelined Computers New York: McGraw-Hill; 1981.
331. Kohn L, Fu S-W. A 1,000,000 transistor microprocessor. Proc of IEEE Int'l Symposium on Solid
State Circuits (ISSCC) 1989;54-55.
332. Kohn L, Margulis N. Introducing the Intel i860 64-Bit Microprocessor. IEEE Micro .
1989;9(4):15-30 (July).
333. Kontothanassis L, Hunt G, Stets R, et al. VM-based shared memory on low-latency, remote-
memory-access networks. Proc 24th Annual Int'l Symposium on Computer Architecture (ISCA)
1997.
334. Koren I. Computer Arithmetic Algorithms Englewood Cliffs, N.J: Prentice Hall; 1989.
335. Kozyrakis C. [2000]. “Vector IRAM: A media-oriented vector processor with embedded
DRAM,” paper presented at Hot Chips 12, August 13-15, 2000, Palo Alto, Calif, 13-15.