Hardware Reference
In-Depth Information
336. Kozyrakis C, Paterson D. Vector vs superscalar and VLIW architectures for embedded
multimedia benchmarks.
Proc 35th Annual Int'l Symposium on Microarchitecture (MICRO-35)
2002.
337. Kroft D. Lockup-free instruction fetch/prefetch cache organization.
Proc Eighth Annual Int'l
Symposium on Computer Architecture (ISCA)
1981;81-87.
338. Kroft D. Retrospective: Lockup-free instruction fetch/prefetch cache organization.
25 Years
of the International Symposia on Computer Architecture
1998;20-21 (Selected Papers).
339. Kuck D, Budnik PP, Chen S-C, et al. Measurements of parallelism in ordinary FORTRAN
programs.
Computer
. 1974;7(1):37-46 (January).
340. Kuhn DR. Sources of failure in the public switched telephone network.
IEEE Computer
.
1997;30(4):31-36 (April).
341. Kumar A. The HP PA-8000 RISC CPU.
IEEE Micro
. 1997;17(2):27-32 (March/April).
342. Kunimatsu A, Ide N, Sato T, et al. Vector unit architecture for emotion synthesis.
IEEE Mi-
cro
. 2000;20(2):40-47 (March-April).
343. Kunkel SR, Smith JE. Optimal pipelining in supercomputers.
Proc 13th Annual Int'l Symposi-
um on Computer Architecture (ISCA)
1986;404-414.
344. Kurose JF, Ross KW. Computer Networking: A Top-Down Approach Featuring the Inter-
net Boston: Addison-Wesley; 2001.
345. Kuskin J, Ofelt D, Heinrich M, et al. The Stanford FLASH multiprocessor.
Proc 21st Annual
Int'l Symposium on Computer Architecture (ISCA)
1994.
346. Lam M. Software pipelining: An effective scheduling technique for VLIW processors.
SIGPLAN Conf on Programming Language Design and Implementation
1988;318-328.
347. Lam MS, Wilson RP. Limits of control flow on parallelism.
Proc 19th Annual Int'l Symposium
on Computer Architecture (ISCA)
1992;46-57.
348. Lam MS, Rothberg EE, Wolf ME. The cache performance and optimizations of blocked al-
gorithms.
Proc Fourth Int'l Conf on Architectural Support for Programming Languages and Oper-
ating Systems (ASPLOS)
1991;63-74 (
SIGPLAN Notices
26:4 (April).
349. Lambright D. Experiences in measuring the reliability of a cache-based storage system.
Proc
of First Workshop on Industrial Experiences with Systems Software (WIESS 2000), Co-Located
with the 4th Symposium on Operating Systems Design and Implementation (OSDI)
2000.
350. Lamport L. How to make a multiprocessor computer that correctly executes multiprocess
programs.
IEEE Trans on Computers
. 1979;C-28(9):241-248 (September).
351. Lang W, Patel JM, Shankar S. Wimpy node clusters: What about non-wimpy workloads?
Proc Sixth International Workshop on Data Management on New Hardware (DaMoN)
2010.
352. Laprie J-C. Dependable computing and fault tolerance: Concepts and terminology.
Proc
15th Annual Int'l Symposium on Fault-Tolerant Computing
1985;2-11.
353. Larson, E. R. [1973] “Findings of fact, conclusions of law, and order for judgment,” File No.
4-67, Civ. 138,
Honeywell v. Sperry-Rand and Illinois Scientific Development
, U.S. District Court
for the State of Minnesota, Fourth Division (October 19).
354. Laudon J, Lenoski D. The SGI Origin: A ccNUMA highly scalable server.
Proc 24th Annual
Int'l Symposium on Computer Architecture (ISCA)
1997;241-251.
355. Laudon J, Gupta A, Horowiz M. Interleaving: A multithreading technique targeting mul-
tiprocessors and workstations.
Proc Sixth Int'l Conf on Architectural Support for Programming
Languages and Operating Systems (ASPLOS)
1994;308-318.
356. Lauterbach G, Horel T. UltraSPARC-III: Designing third generation 64-bit performance.
IEEE Micro
. 1999;19 (May/June).
357. Lazowska ED, Zahorjan J, Graham GS, Sevcik KC. Quantitative System Performance: Com-
puter System Analysis Using Queueing Network Models Englewood Cliffs, N.J.: Prentice
Search WWH ::
Custom Search