References - Timing - page 287

[WR93] U. Weinmann and W. Rosenstiel. Techology mapping for sequen-

tial circuits based on retiming techniques. In Proceedings of the
European Design Automation Conference, pages 318-323, 1993.

[WV98] Q. Wang and S. B. K. Vrudhula. Static power optimization of deep

submicron CMOS circuits for dual technology. In Proceedings
of the IEEE/ACM International Conference on Computer-Aided
Design, pages 490-496, 1998.

[Wya85] J. L. Wyatt. Signal delay in RC mesh networks. IEEE Transac-

tions on Circuits and Systems, 32(5):507-510, May 1985.

[Wya87] J. L. Wyatt, Jr. Signal propagation delay in RC models for inter-

connect. In A. E. Ruehli, editor, Circuit Analysis, Simulation and
Design, volume 2. North-Holland, Amsterdam, The Netherlands,
1987.

T. Xanthopoulos, D. W. Bailey, A. K. Gangware, M. K. Gowan,
A. K. Jain, and B. K. Prewitt. The design and analysis of the
clock distribution network for a 1.2 GHz Alpha microprocessor.
In Proceedings of the IEEE International Solid-State Circuits Con-
ference, pages 402-403, 2001.

[XD97] J. G. Xi and W. W.-M. Dai. Useful-skew clock routing with gate

sizing for low power design. Journal of VLSI Signal Processing
Systems for Signal, Image and Video Technology, 16(2/3):163-
180, June/July 1997.

T. Xue and E. S. Kuh. Post routing performance optimization via
multi-link insertion and non-uniform wiresizing. In Proceedings
of the IEEE/ACM International Conference on Computer-Aided
Design, pages 575-579, 1995.

[XK95]

H. Yotsuyanagi, S. Kajihara, and K. Kinoshita. Resynthesis for
sequential circuits designed with a specified initial state. In Pro-
ceedings of the IEEE VLSI Test Symposium, pages 152-157, 1995.

[YKK95a]

[YKK95b] H. Yotsuyanagi, S. Kajihara, and K. Kinoshita. Synthesis for

testability by sequential redundancy removal using retiming. In
International Symposium on Fault Tolerent Computing, pages 33-
40, 1995.

H. Yalcin, M. Mortazavi, R. Palermo, C. Bamji, K. A. Sakallah,
and J. P. Hayes. Fast and accurate timing characterization using
functional information. IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems, 20(2):315-331, Febru-
ary 2001.