Computational Functions’ VLSI Implementation for Compressed Sensing - VLSI Design and Test - page 43

[4] Hale, E.T., Yin, W., Zhang, Y.: A Fixed Point Continuation method for l1-Regularized
Minimization with Applications to Compressed Sensing, CAAM Technical Report TR07-
07, Dept of Computational and Applied Mathematics, Rice University, Houstan, Texas
(July 7, 2007)
[5] Baraniuk, R., Davenport, M.A., Duarte, M.F., Hegde, C.: An Introduction to Compressive
Sensing. In: Connexions. Rice University, Houston (2011)
[6] Maleki, A., Donoho, D.L.: Optimally Tuned Iterative Reconstruction Algorithms for
Compressed Sensing. IEEE Journal of Selected Topics in Signal Processing 4(2) (April
2010)
[7] Maechler, P., Studer, C., Bellasi, D.E., Maleki, A., Burg, A., Felber, N., Kaeslin, H.,
Baraniuk, R.G.: VLSI Implementation of Approximate Message Passing for Signal
Restoration and Compressive Sensing. Submitted to IEEE Journal on Emerging and
Selected Topics in Circuits and Systems
[8] Xu, L., Liang, Q.: Compressive Sensing Using Singular Value Decomposition. In:
Pandurangan, G., Anil Kumar, V.S., Ming, G., Liu, Y., Li, Y. (eds.) WASA 2010. LNCS,
vol. 6221, pp. 338-342. Springer, Heidelberg (2010)
[9] Peng, Y., He, Y.: A Reconstruction Algorithm for Compressed Sensing Noise Signal.
Journal of Computational Information Systems 8(14), 6025-6031 (2012)
[10] Yu, Y., Hong, M., Liu, F., Wang, H., Crozier, S.: Compressed Sensing MRI Using
Singular Value Decomposition based Sparsity Basis. In: 33rd Annual International
Conference of the IEEE EMBS, Boston, Massachusetts USA, August 30-September 3
(2011)
[11] Ahmedsaid, A., et al.: Improved SVD systolic array and implementation on FPGA. In:
Proceedings of the 2003 IEEE International Conference on Field-Programmable
Technology, FPT (2003)
[12] Ma, W., et al.: An FPGA based Singular Value Decomposition processor. In: IEEE
Canadian Conference on Electrical and Computer Engineering, CCECE 2006 (2006)
[13] Rahmati, M., et al.: FPGA Based Singular Value Decomposition for Image Processing
Applications. In: IEEE International Conference on Application-Specific Systems,
Architectures and Processors, ASAP 2008 (2008)
[14] Szecówka, P.M., et al.: CORDIC and SVD Implementation in Digital Hardware. In: IEEE
17th International Conference on Mixed Design of Integrated Circuits and Systems,
MIXDES 2010, Wrocław, Poland, June 24-26 (2010)
[15] Ledesma-Carrillo, L.M.: Reconfigurable FPGA-Based Unit for Singular Value
Decomposition of Large m × n Matrices. In: IEEE 2011 International Conference on
Reconfigurable Computing and FPGAs (2011)
[16] Numerical Recipes- The Art of Scientific Computing, 3rd edn. Cambridge University
Press
[17] Golub, Reinsch: Singular Value Decomposition and Least Squares Solutions. Handbook
Series Linear Algebra, Numer. Math. 14, 403-420 (1970)
[18] Strang, G.: Linear Algebra and its Applications, 4th edn. Cengage Learning