Information Technology Reference
In-Depth Information
References
1. Wang, C.-Y., Roy, K., Chou, T.-L.: Maximum power estimation for sequential
circuits using a test generation based technique. In: Proceedings of the IEEE 1996
Custom Integrated Circuits Conference, pp. 229-232 (May 1996)
2. Hsiao, M.S., Rudnick, E.M., Patel, J.H.: Effects of Delay Models on Peak Power
Estimation of VLSI Sequential Circuits. In: International Conference on Computer
Aided Design, pp. 45-51. IEEE (1997)
3. Sagahyroon, A., Aloul, F.A.: Using SAT based technique in low power state as-
signment. Journal of Circuits, Systems, and Computers 20(8), 1605-1618 (2011)
4. Pedram, M.: Power minimization in IC Design: Principles and Applications. ACM
Transactions on Desing Automation of Electronics System 1, 3-56 (1996)
5. Devadas, S., Keutzer, K., White, J.: Estimation of power dissipation in CMOS com-
binational circuits. In: Proceedings of the IEEE 1990 Custom Integrated Circuits
Conference, pp. 19.7/1 -19.7/6 (May 1990)
6. Mangassarian, H., Veneris, A., Safarpour, S., Najm, F., Abadir, M.: Maximum cir-
cuit activity estimation using pseudo-boolean satisfiability. In: Design, Automation
Test in Europe Conference Exhibition, DATE 2007, pp. 1-6 (April 2007)
7. Sagahyroon, A., Aloul, F.A.: Using SAT-based techniques in power estimation.
Microelectronics Journal 38, 706-715 (2007)
8. Corporation, IBM ILOG CPLEX] optimization studio, in IBM Coporation (2010),
9. Li, R., Zhou, D., Du, D.: Satisfiability and integer programming as complemen-
tary tools. In: Proceedings of the ASP-DAC 2004. Asia and South Pacific Design
Automation Conference, pp. 880-883 (2004)
10. Tudu, J.T., Malani, D., Singh, V.: Ilp based approach for input vector controlled
(ivc) toggle maximization in combinational circuits (2012)
11. Wang, C.-Y., Roy, K.: Maximum power estimation for CMOS circuits using de-
terministic and statistic approaches. In: Proceedings of the Ninth International
Conference on VLSI Design, pp. 364-369 (January 1996)
12. Pedram, M.: Advanced power estimation technique. In: Mermet, J., Nebel, W.
(eds.) Low Power Design in Deep Submicron Technology. Kluwer Academic Pub-
lishers (1997)
13. Wu, Q., Qiu, Q., Pedram, M.: Estimation of peak power dissipation in VLSI circuits
using the limiting distributions of extreme order statistics. IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems 20, 942-956 (2001)
14. Najm, F.: A survey of power estimation techniques in VLSI circuits. IEEE Trans-
actions on Very Large Scale Integration (VLSI) Systems 2, 446-455 (1994)
