3D CORDIC Algorithm Based Cartesian to Spherical Coordinate Converter - VLSI Design and Test - page 344

Quantization and finite wordlength are the major source of error in computation as
explained in [1].

6 Conclusion

This paper has presented a new Cartesian to spherical coordinate Converter based on
scaling free 3D CORDIC. Results have proved its efficacy and accuracy in hardware
implementation. There is a tradeoff between hardware requirement and speed of two
architectures. FPA can be employed in the applications which demand speed at the
expense of area, but where restriction of chip area is applicable HRPA can be used.
Both these architectures have a great capability of converting any Cartesian
coordinate into spherical because of its RoC being complete 3D coordinate space.

References

1. Li, Y., Mumford, P., Rizos, C.: A real-time GPS/INS integrated system (2008)
2. Li, Y., Mumford, P., Wang, J., Rizos, C.: A low-cost field re-configurable real-time
GPS/INS integrated system - design and implementation. In: International Global
Navigation Satellite Systems Society IGNSS Symposium (2007)
3. Khan, Z., Arslan, T., Thompson, J.S., Erdogan, A.T.: Analysis and implementation of
multiple-input, multiple-output VBLAST receiver from area and power efficiency
perspective. IEEE Trans. Very Large Scale Integr. 14(11), 1281-1286 (2006)
4. Meher, P.K., Walls, J., Juang, T.-B., Sridharan, K., Maharatna, K.: 50 years of cordic:
Algorithms and architectures and applications. IEEE Transactions on Circuits and Systems
I 56, 1893-1907 (2009)
5. Lee, S.-W., Kwonand, K.-S., Park, I.-C.: Pipelined Cartesian-to-Polar Coordinate
Conversion Based on SRT Division. IEEE Trans. on Circuits and Systems 54(8) (2007)
6. Volder, J.E.: The CORDIC Trigonometric Computing Technique. IRE Trans. Electronic
Computing EC-8, 330-334 (1959)
7. Walther, J.S.: A unified algorithm for elementary functions. In: Spring Joint Computer
Conf., pp. 379-385 (1971)
8. Clarke, C., Nudd, G.: Three Dimensional CORDIC with reduced iterations. Technical
report, University of Warwick, Coventry, United Kingdom, Department of Computer
Science (1994)
9. Elisardo Antelo, J.V., Zapata, E.L.: Low-Latency Pipelined 2D and 3D CORDIC
Processors. IEEE Transactions on Computers 57, 404-417 (2008)
10. Aggarwal, S., Meher, P.K., Khare, K.: Area-time efficient scaling-free cordic using
generalized micro-rotation selection. IEEE Transactions on VLSI Systems 20(8),
1542-1546 (2012)
11. Kota, K., Cavallaro, J.R.: Numerical Accuracy and Hardware Tradeoffs for CORDIC
Arithmetic for Special-Purpose Processors. IEEE Transactions on Computers 42(7),
769-779 (1993)
12. Hu, Y.H.: The Quantization Effects of the CORDIC Algorithm. IEEE Trans. Signal
Processing 40(4), 834-844 (1992)