Optimization of Underlap FinFETs and Its SRAM Performance Projections Using High-k Spacers - VLSI Design and Test - page 273

11. Kim, S.H., Fossum, J.G.: Design Optimization and Performance Projections of Double-
Gate FinFETs with Gate-Source/Drain Underlap for SRAM Application. IEEE Trans.
Electron Devices 54(8), 1934-1942 (2007)
12. Song, X., Suzuki, M., Saraya, T., Nishida, A., Tsunomura, T., Kamohara, S., Takeuchi, K.,
Inaba, S., Mogami, T., Hiramoto, T.: Impact of DIBL variability on SRAM static noise
margin analyzed by DMA SRAM TEG. International Electron Devices Meeting,
3.5.1-3.5.4 (2010)