CPK Based IO AC Timing Closure to Reduce Yield Loss and Test Time - VLSI Design and Test - page 259

Fig. 1. Block diagram of P1020 [1] SoC with different peripherals
Fig. 2. SPI AC timing diagram in master mode (internal clock) of P1020 [1] SoC