Information Technology Reference
In-Depth Information
5. Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion
policies for high performance caching. SIGARCH Comput. Archit. News 35(2),
381-391 (2007)
6. Jain, A., Shrivastava, A., Chakrabarti, C.: La-lru: A latency-aware replacement
policy for variation tolerant caches. In: 2011 24th International Conference on
VLSI Design (VLSI Design), pp. 298-303 (2011)
7. Qureshi, M.K., Lynch, D.N., Mutlu, O., Patt, Y.N.: A case for mlp-aware cache
replacement. SIGARCH Comput. Archit. News 34(2), 167-178 (2006)
8. Belady, L.: A study of replacement algorithms for a virtual-storage computer. IBM
Systems Journal (1966)
9. Wong, W., Baer, J.L.: Modified lru policies for improving second-level cache behav-
ior. In: Proceedings of the Sixth International Symposium on High-Performance
Computer Architecture, HPCA-6, pp. 49-60 (2000)
10. Zahran, M.: Cache replacement policy revisited. In: The Annual Workshop on
Duplicating, Deconstructing, and Debunking (WDDD) Held in Conjunction with
the International Symposium on Computer Architecture (ISCA) (June 2007)
11. Fricker, C., Robert, P., Roberts, J.: A versatile and accurate approximation for lru
cache performance. In: 2012 24th International Teletrac Congress (ITC 24), pp.
1-8 (2012)
12. Morales, K., Lee, B.K.: Fixed segmented lru cache replacement scheme with se-
lective caching. In: 2012 IEEE 31st International Performance Computing and
Communications Conference (IPCCC), pp. 199-200 (2012)
13. Juan, F., Chengyan, L.: An improved multi-core shared cache replacement al-
gorithm. In: 2012 11th International Symposium on Distributed Computing and
Applications to Business, Engineering Science (DCABES), pp. 13-17 (2012)
14. Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen,
A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet's general execution-driven
multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News 33(4),
92-99 (2005)
15. Agarwal, N., Krishna, T., Peh, L.S., Jha, N.: Garnet: A detailed on-chip network
model inside a full-system simulator. In: IEEE International Symposium on Per-
formance Analysis of Systems and Software, ISPASS 2009, pp. 33-42 (April 2009)
16. Bienia, C.: Benchmarking Modern Multiprocessors. PhD thesis, Princeton Univer-
sity (January 2011)
17. Alameldeen, A., Martin, M., Mauer, C., Moore, K., Xu, M., Hill, M., Wood, D.,
Sorin, D.: Simulating a $2m commercial server on a $2k pc. Computer 36(2), 50-57
(2003)
