Information Technology Reference
In-Depth Information
Tabl e 4.
Comparision of Time and Energy consumption of the benchmark programs
Org
LU
LUG
Metric
LU
's Gain
LUG
's Gain
LUG
's Gain
wrt
Org
(%) wrt
Org
(%) wrt
LU
(%)
Benchmark Metric
SCount
Time
(ms) 40.6
29.3
29.3
Time
27.83
27.83
0.0
E
Tot
(mJ) 30.7
21.1
17.7
E
Tot
31.27
42.34
16.11
E
TL
(mJ) 30.5
20.9
17.5
E
TL
31.47
42.62
16.26
CSort
Time
(ms) 160.7 142.2
142.2
Time
11.51
11.51
0.0
E
Tot
(mJ) 116.7 102.2
99.7
E
Tot
12.42
14.46
2.44
E
TL
(mJ) 36.6
E
TL
22.1
19.5
39.61
46.72
11.76
KS
Time
(ms) 766.1 751.1
751.1
Time
1.95
1.95
0.0
E
Tot
(mJ) 576.9 564.1
559.7
E
Tot
2.21
2.98
0.78
E
TL
(mJ) 52.0
39.3
35.0
E
TL
24.42
32.69
10.94
TI
Time
(ms) 124.5 120.1
120.1
Time
3.53
3.53
0.0
E
Tot
(mJ) 91.2
E
Tot
3.5
88.0
87.4
4.16
0.68
E
TL
(mJ) 15.4
E
TL
12.3
12.1
20.12
21.42
1.62
DFS
Time
(ms) 246.5 246.4
246.4
Time
0.04
0.04
0.0
E
Tot
(mJ) 180.23 180.212 180.211
E
Tot
0.01
0.01
0.0
E
TL
(mJ) 0.0583 0.0499 0.0466
E
TL
14.40
20.06
6.61
T
init
≥
T
comp
. The future work will investigate on other software techniques to
reduce switching activity on address, data and control bus of instruction and
data memory.
References
1. Caignet, F., Delmas-Bendhia, S., Sicard, E.: The Challenge of Signal Integrity in
Deep-submicrometer CMOS Technology. Proceedings of the IEEE 89(4), 556-573
2. Sylvester, D., Hu, C.: Analytical Modeling and Characterization of Deepsubmi-
crometer Interconnect. Proceedings of the IEEE 89(5), 634-664
3. Victor, B., Keutzer, K.: Bus Encoding to Prevent Crosstalk Delay. In: Proceedings
of ICCAD, pp. 57-63 (2001)
4. Tiwari, V., Malik, S., Wolfe, A.: Compilation Techniques for Low Energy: An
Overview. In: Proceedings of Symposium on Low-Power Electronics, San Diego,
CA (October 1994)
5. Su, C.-L., Tsui, C.-Y., Despain, A.M.: Reducing Power Consumption at Control
Path of High Performance Microprocessors. IEEE Design and Test of Computers
(December 1994)
6. Lee, C., Lee, J.K., Hwang, T.T.: Compiler Optimization on Instruction Schedul-
ing for Low Power. In: Proceedings of 13th International Symposium on System
Synthesis, pp. 55-60 (2000)
7. Lee, C., Lee, J.K., Hwang, T.T., Tsai, S.: Compiler Optimization on VLIW In-
struction Scheduling for Low Power. ACM Transactions on Design Automation of
Electronic Systems (TODAES) 8(2), 252-268
8. Parikh, A., Kim, S., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Instruction
Scheduling for Low Power. Journal of VLSI Signal Processing 37(1), 129-149
