Reconfigurable Baseband Processing for Wireless Communications - Adaptive Signal Processing in Wireless Communications - page 472

[23] K. Goossens, J. Dielissen, and A. Rădulescu. 2005. The Æthereal network on
chip: Concepts, architectures, and implementations. IEEE Des. Test Comput .
220:414 -21.
[24] S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. 2004. The Chimaera reconfigu-
rable functional unit. IEEE Trans. VLSI Syst . 120:206-17.
[25] G. Heidari and K. Lane. 2001. Introducing a paradigm shift in the design and
implementation of wireless devices. In Proceedings of Wireless Personal Multime-
dia Communications , Aalborg, Denmark, pp. 225-30.
[26] P. M. Heysters. 2004. Coarse-grained reconfigurable processors—Flexibility meets
efficiency. . PhD thesis, University of Twente, Enschede, The Netherlands.
[27] P. M. Heysters, G. K. Rauwerda, and G. J. M. Smit. 2004. Implementation of a
HiperLAN/2 receiver on the reconfigurable Montium architecture. In Proceedings
of the 11th Reconfigurable Architectures Workshop (RAW 2004), Santa Fé, NM,
p. 1476.
[28] P. M. Heysters, G. J. M. Smit, and E. Molenkamp. 2003. A flexible and energy-
efficient coarse-grained reconfigurable architecture for mobile systems. J. Super-
computing 260:283-308.
[29] H. Peter Hofstee. Power efficient processor architecture and the cell processor. In
Proceedings of the 11th International Symposium on High-Performance Computer
Architecture , pp. 258-262.
[30] H. Holma and A. Toskala. 2001. WCDMA for UMTS: Radio access for third genera-
tion mobile communications . New York: John Wiley & Sons.
[31] J. Mitola III. 2000. Cognitive radio: An integrated agent architecture for software
defined radio . PhD thesis, Royal Institute of Technology, Sweden.
[32] G. Kahn. 1974. The semantics of simple language for parallel programming. In
IFIP Congress , pp. 471-75.
[33] N. K. Kavaldjiev. 2007. A run-time reconfigurable network-on-chip for streaming
DSP applications . PhD thesis, University of Twente, Enschede, The Netherlands.
[34] I. O. Kennedy and F. J. Mullany. 2004. Design of a reconfigurable UMTS channel
processing engine. In Proceedings of the 59th IEEE Vehicular Technology Confer-
ence (VTC 2004) , vol. 3, pp. 1300-4.
[35] A. B. J. Kokkeler, G. J. M. Smit, and T. Krol. 2007. Cyclostationary feature detec-
tion on a tiled-SoC. In DATE2007 Proceedings , pp. 171-176.
[36] E. A. Lee and D. G. Messerschmitt. 1987. Synchronous data flow: Describing signal
processing algorithm for parallel computation. In COMPCON , pp. 310-15.
[37] K. Masselos and N. S. Voros. 2007. Implementation of wireless communications
systems on FPGA-based platforms. EURASIP J. Embedded Syst., article ID 12192,
doi:10.1155/2007/12192.
[38] M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. 2004. Guaranteed bandwidth using
looped containers in temporally disjoint networks within the Nostrum network on
chip. In Proceedings of Design Automation and Test Europe Conference , p. 20890.
[39] S. M. Mishra, A. Sahai, and R. Brodersen. 2006. Cooperative sensing among cog-
nitive radios. In Proceedings of IEEE ICC , pp. 1658-1663.
[40] J. Mitola. 1999. Cognitive radio: Making software radios more personal. IEEE Pers.
Commun. 6:13-18.