Digital Signal Processing Reference
In-Depth Information
22. Y. H. Kang, T.-J. Kwon and J. Draper, “Dynamic packet fragmentation for increased virtual channel utilization in
on-chip routers,” in Proceedings of 3rd ACM/IEEE International Symposium on Networks-on-Chip, 2009, pp.
250-255.
23. M. Zhang and C.-S. Choy, “Low-cost VC allocator design for virtual channel wormhole routers in networks-on-
chip,” in Proceedings of 2nd ACM/IEEE International Symposium on Networks-on-Chip, 2008, pp. 207-208.
24. Z. Lu, “Design and analysis of on-chip communication for network-on-chip platforms,” PhD thesis, Royal Institute
of Technology, Stockholm, 2007.
25. S. A. Asghari, H. Pedram, M. Khademi and P. Yaghini, “Designing and implementation of a network-on-chip
router based on handshaking communicationmechanism,”World Applied Sciences Journal, 2009, vol. 6, no. 1, pp.
88-93.
26. C. R. A. Gonzalez, C. B. Dietrich and J. H. Reed, “Understanding the software communications architecture,”
IEEE Communications Magazine, 2009, vol. 47, no. 9, pp. 50-57.
27. J. Ziv and A. Lempel, “A universal algorithm for sequential data compression,” IEEE Transactions on
Information Theory, 1977, vol. 23, pp. 337-343.
28. R. Mehboob, S. A. Khan, Z. Ahmed, H. Jamal, and M. Shahbaz, ''Multigig Lossless Data Compression Device''
IEEE Transactions on Consumer Electronics, 2010, vol. 56, no. 3.
29. S.-A. Hwang and C.-W. Wu, “Unified VLSI systolic array design for LZ data compression,” IEEE Transactions on
Very Large Scale Integration Systems, 2001, vol. 9, pp. 489-499.
30. J. l. Nunez and S. Jones, “Gbits/s lossless data compression hardware,” IEEE Transactions on Very Large Scale
Integration Systems, 2003, vol. 11, pp. 499-510.
31. www.esat.kuleuven.ac.be/
rijmen/rijndael
32. S. M. Farhan, S. A. Khan and H. Jamal, “An 8-bit systolic AES architecture for moderate data rate applications,”
Microprocessors & Microsystems, 2009, vol. 33, pp. 221-231.
33. S. M. Farhan, S. A. Khan and H. Jamal, “Low-power area-efficient high data-rate 16-bit AES crypto processor,” in
Proceedings of 18th ICM International Conference on Microelectronics, Dhahran, 2006, pp. 186-189.
34. N. Sklavos and O. Koufopavlou, “Architectures and VLSI implementations of the AES-proposal Rijndael,” IEEE
Transactions on Computers, 2002, vol. 51, pp. 1454-1459.
35. A. Hodjat and I. Verbauwhede, “Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors,”
IEEE Transactions on Computers, 2006, vol. 55, pp. 366-372.
36. “Using look-up tables as distributed RAM in Spartan-3 generation FPGAs,” in application note for XAPP464
(v2.0), March 2005.
37. “Using block RAM in Spartan-3 generation FPGAs,” in application note for XAPP463 (v2.0), March 2005.
38. S. A. Khan, “8-bit time-shared and systolic architecture for AES,” Technical report, CASE May 2010.
39. R. Pyndiah, “Near-optimum decoding of product codes: block turbo codes,” IEEE Transactions on Communica-
tions, 1998, vol. 46, pp. 1003-1010.
40. T. M. Schmidl and D. C. Cox, “Robust frequency and timing synchronization for OFDM,” IEEE Transactions on
Communications, 1997, vol. 45, pp. 1613-1621.
41. H. Minn, M. Zeng and V. K. Bhargava, “On timing offset estimation for OFDM systems,” IEEE Commununica-
tions Letters, 2000, vol. 4, pp. 242-244.
42. H. Minn, V. K. Bhargava and K. B. Letaief, “A robust timing and frequency synchronization for OFDMsystems,”
IEEE Transactions on Wireless Communication, 2003, vol. 2, pp. 822-839.
