Digital Signal Processing Reference
In-Depth Information
0 1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 0 1
2 3
rst_n
en
addr
0
addr
1
addr
15
addr
2
addr
3
Figure 13.34
Timing diagram for the time-shared AES architecture
Search WWH ::
Custom Search