Design Options for Basic Building Blocks - Digital Design of Signal Processing Systems: A Practical Approach - page 252

15. O. Kwon, K. Nowka and E. E. Swartzlander, “A 16-bit by 16-bit MAC design using fast 5:3 compressor cells,”
Journal of VLSI Signal Procsesing, 2002, vol. 31, no. 2, pp. 77-89.
16. H. Parandeh-Afshar, P. Brisk and P. Ienne, “Efficient synthesis of compressor trees on FPGAs,” in proceedings of
Asia and South Pacific Design Automation Conference, 2008, pp. 138-143, IEEE Computer Society Press, USA.
17. K. Satoh, J. Tada, K. Yamaguchi and Y. Tamura, “Complex multiplier suited for FPGA structure,” in Proceedings
of 23rd International Conference on Circuits/Systems, Computers and Communications, 2008, pp. 341-344,
IEICE Press, Japan.
18. H. Parandeh-Afshar, P. Brisk and P. Ienne, “Improving synthesis of compressor trees on FPGAs via integer linear
programming,” Design, Automation and Test in Europe, 2008, pp. 1256-1261.
19. A. Avizienis, “Signed-digit number representation for fast parallel arithmetic,” IRE Transactions on Electronic
Computers, 1961, vol. 10, pp. 389-400.
20. F. Xu, C. H. Chang and C. C. Jong, “Design of low-complexity FIR filters based on signed-powers-of-two
coefficients with reusable common sub expressions,” IEEE Transactions on Computer Aided Design of Integrated
Circuits and Systems, 2007, vol. 26, pp. 1898-1907.
21. S.-M. Kim, J.-G. Chung and K. K. Parhi, “Low-error fixed-width CSD multiplier with efficient sign extension,”
IEEE Transactions on Circuits and Systems II, 2003, vol. 50, pp. 984-993.