Mapping on Fully Dedicated Architecture - Digital Design of Signal Processing Systems: A Practical Approach - page 182

31. L. Benini and G. De Micheli, “Transformation and synthesis of FSMs for low-power gated clock
implementation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996,
vol. 15, pp. 630-643.
32. L. Benini, G. DeMicheli, E. Macii, M. Poncino and R. Scarsi, “Symbolic synthesis of clock-gating logic for power
optimization of control-oriented synchronous networks,” in Proceedings of EuropeanDesign and Test Conference,
Paris, 1997, pp. 514-520, IEEE Computer Society, Washington, USA.
33. H. Jung, H. Yang and S. Ha,“Optimized RTL code generation from coarse-grain dataflow specification for fast
HW/SW cosynthesis,” Journal of VLSI Signal Processing, June 2007 [online].
34. H. Jung, K. Lee and S. Ha, “Efficient hardware controller synthesis for synchronous data flow in system level
design,” IEEE Transactions on Very Large Scale Integration Systems, 2002, vol. 10, pp. 423-428.