Variation-Aware Circuit Macromodeling and Design Based on Surrogate Models - Simulation and Modeling Methodologies, Technologies and Application - page 258

7. Gorissen, D., Crombecq, K., Couckuyt, I., Dhaene, T., Demeester, P.: A Surrogate Model-
ing and Adaptive Sampling Toolbox for Computer Based Design. Journal of Machine
Learning Research 11, 2051-2055 (2010)
8. Jeon, S., Wang, Y., Wang, H., Bohn, F., Natarajan, A., Babakhani, A., Hajimiri, A.: A
Scalable 6-to-18 GHz Concurrent Dual-Band Quad-Beam Phased-Array Receiver in
CMOS. IEEE Journal of Solid-State Circuits 43(12), 2660-2673 (2008)
9. IO Buffer Information Specification,
http://www.eigroup.org/ibis/ibis.htm
10. Zhu, T., Steer, M.B., Franzon, P.D.: Accurate and Scalable IO Buffer Macromodel Based
on Surrogate Modeling. IEEE Transactions on Components, Packaging and Manufacturing
Technology 1(8), 1240-1249 (2011)
11. IBIS Modeling Cookbook,
http://www.vhdl.org/pub/ibis/cookbook/cookbook-v4.pdf.
12. Muranyi, A.: Accuracy of IBIS models with reactive loads,
http://www.eda.org/pub/ibis/summits/feb06/muranyi2.pdf
13. LaBonte, M., Muranyi, A.: IBIS Advanced Technology Modeling Task Group Work-
achievement: Verilog-A element library HSPICE test,
http://www.vhdl.org/pub/ibis/macromodel_wip/
archive-date.html
14. Varma, A., Glaser, A., Lipa, S., Steer, M.B., Franzon, P.D.: The Development of A Ma-
cro-modeling Tool to Develop IBIS Models. In: 12th Tropical Meeting on Electrical Per-
formance Electronic Packaging, pp. 277-280. Princeton, New Jersey (2003)
15. Varma, A.K., Steer, M.B., Franzon, P.D.: Improving Behavioral IO buffer modeling based
on IBIS. IEEE Transactions on Advanced Packaging 31(4), 711-721 (2008)
16. Orshansky, M., Nassif, S.R., Boning, D.: Design for Manufacturability and Statistical De-
sign: A Constructive Approach. Springer, New York (2008)
17. Saha, S.K.: Modeling process variability in scaled CMOS technology. IEEE Design and
Test of Computers 27(2), 8-16 (2010)
18. Yelten, M.B., Franzon, P.D., Steer, M.B.: Surrogate Model-based Analysis of Analog Cir-
cuits—Part I: Variability Analysis. IEEE Transactions on Device and Material Reliabili-
ty 11(3), 458-465 (2011)
19. Morshed, T.H., Yang, W., Dunga, M.V., Xi, X., He, J., Liu, W., Yu, K., Cao, M., Jin, X.,
Ou, J.J., Chan, M., Niknejad, A.M., Hu, C.: BSIM4.6.4 MOSFET model- User's manual
(April 2009),
http://www-device.eecs.berkeley.edu/~bsim3/BSIM4/BSIM470/
BSIM470_Manual.pdf
20. Lophaven, S.N., Nielsen, H.B., Sondergaard, J.: A MATLAB Kriging toolbox 2.0 (August
2002), http://www2.imm.dtu.dk/?hbn/dace/dace.pdf
21. Yelten, M.B., Gard, K.G.: A Novel Design Methodology for Tunable of Low Noise Am-
plifiers. In: Wireless and Microwave Conference (WAMICON 2009), Florida, USA, pp.
1-5 (2009)
22. Semiconductor Industry Association, International Technology Roadmap for Semiconduc-
tors (ITRS)
23. Tiwary, S.K., Tiwary, P.K., Rutenbar, R.A.: Generation of Yield-aware Pareto Surfaces
for Hierarchical Circuit Design Space Exploration. In: 43rd ACM/IEEE Design Automa-
tion Conference, San Francisco, CA, U.S.A. (2006)
24. Queipo, N.V., Haftka, R.T., Shyy, W., Goel, T., Vaidyanathan, R., Tucker, P.K.: Surro-
gate-based Analysis and Optimization. Progress in Aerospace Sciences 41, 1-28 (2005)
25. Koziel, S., Cheng, Q.S., Bandler, J.W.: Space mapping. IEEE Microwave Magazine 9(6),
105-122 (2008)