Hardware Reference
In-Depth Information
7. Benini, L., Bertozzi, D., Bruni, D., Drago, N., Fummi, F., & Poncino, M.: SystemC
cosimulation and emulation of multiprocessor SoC design, Computer, V.36, N.4, IEEE (2003).
8. Benini, L., Bogliolo, A., Menichelli, F. & Oliveri, M.: MPARM: Exploring the Multi-Processor
SoC Design Space with SystemC. Journal of VLSI Signal Processing, V.41, N.2: Springer.
9. Bouchhima, A. , Gerin, P. & F. Petrot: Automatic Instrumentation of Embedded Software for
High Level Hardware/Software Co-Simulation. Proc, of ASP-DAC. IEEE (2009).
10. Brandolese, C., Fornaciari, W. & Sciuto, D.: A Multi-level Strategy for Software Power
Estimation, Proc of ISSS, IEEE (2000).
11. Brandolese, C., Fornaciari, W., Salice, F., & Sciuto, D.: Source-level execution time estimation
of C programs. Proc. of CoDes, IEEE (2001).
12. Brandolese, C. & Fornaciari: Measurement, Analysis and Modeling of RTOS System Calls
Timing,11th EUROMICRO Conference on Digital System Design Architectures, Methods and
Tools, 2008.
13. Cai, L. and D. D. Gajski: Transaction Level Modeling: An Overview. In Proc. of CODES +
ISSS03 (2003).
14. Castillo, J., Posadas, H., Villar, E., & Martinez M.: “Fast Instruction Cache Modeling for
Approximate Timed HW/SW Co-Simulation”. Proc. of GSLVLSI, ACM (2010).
15. Cifuentes, C.: “Reverse Compilation Techniques”. PhD thesis, Queensland University of
Technology (1994).
16. CoWare: Task Modeling and Virtual Processing Unit User's Guide (2009).
17. Cofluent: CoFluent Studio: System-Level Modeling and Simulation Environment (2009).
18. Gerin, P., Hamayun, M. and Petrot, F.: Native MPSoC Co-Simulation Environment for
Software Performance Estimation. Proc. CODES+ISSS. ACM (2009).
19. Gerstlauer, A., Yu, H. & Gajski, D. D.: RTOS Modeling for System Level Design, Proc. of
DATE, IEEE (2003).
20. Gligor, M., Fournel, N. & Petrot, F: Using Binary Translation in Event Driven Simulation for
Fast and Flexible MPSoC Simulation. Proc of Codes+ISSS, 2009.
21. Hassan, M. A., Yoshinori, S. K., Takeuchi, Y. & Imai, M. RTK-Spec TRON: A Simulation
Model of an ITRON Based RTOS Kernel in SystemC. Proc of DATE, IEEE (2005).
22. Hassan, M.A., Sakanushi, K., Takeuchi, Y. & Imai, M.: Enabling RTOS Simulation Modeling
in a System Level Design Language. Proc. of ASP-DAC, IEEE (2005).
23. He, Z., Mok, A. & Peng, C.: Timed RTOS modeling for embedded System Design, Proc. of
RTAS, IEEE (2005).
24. Hergenhan, A., Rosenstiel, W.: Static Timing Analysis of Embedded Software on Advanced
Processor Architectures. Proc. of DATE, IEEE (2000).
25. Hwang, Y. , Abdi,S. & Gajski D.: Cycle-approximate Retargetable Performance Estimation at
the Transaction Level, Proc. of DATE, 2008.
26. Imperas, http://www.ovpworld.org.
27. InterDesign
Technologies,
FastVeri
(SystemC-based
High-Speed
Simulator)
Product
Overview, http://www.interdesigntech.co.jp/english/.
28. IP-XACT. The P1685 IP-XACT IP Metadata Standard. Design & Test of Computers, IEEE,
Volume: 23, Issue: 4, On page(s): 316- 317, (2006).
29. ITRS - Design. International Technology Roadmap for Semiconductors. Retrieved from
http://www.itrs.net/Links/2007ITRS/Home2007.htm (2007).
30. Jerraya, A. & Wolf, W. (Ed.). (2005). Multi-Processor Systems on Chip. Morgan Kaufmann.
31. Kempf, T., Karur, K., Wallentowitz, S. & Meyr, H.: A SW Performance Estimation Framework
for Early SL Design using Fine-Grained Instrumentation, Prof. of DATE, IEEE (2006).
32. Klingauf, W., Gunzel, R., Bringmann, O., Parfuntseu, P. & Burton, M.: GreenBus - a generic
interconnect fabric for transaction level modelling, Proc. of DAC. ACM (2006).
33. Lahiri, K. A. Raghunathan, and S. Dey: Efficient exploration of the SoC communication
architecture design space. In Proc. ICCAD'00 (2000).
34. Laurent, J., Senn, E., Julien, N. & Martin, E.: Power Consumption Estimation of a C-algorithm:
A New Perspective for Software Design, Proc. of LCR, ACM (2002).
Search WWH ::
Custom Search