Digital Signal Processing Reference
In-Depth Information
[24]
Thierauf, S. C.,
High-Speed Circuit Board Signal Integrity
, Norwood, MA: Artech House,
2004.
[25]
Engelmaier, W., “Non-Functional Lands: Keep Them Vs. Remove Them,” Global SMT &
Packaging, June/July 2006, pp. 48-50.
[26]
Birch, B., “Discussion on Non Functional Pad Removal/Backdrilling and PCB Reliability,”
PWB Interconnect Solutions Inc., Applications note, undated.
[27]
Neu, T., “Designing Controlled Impedance Vias,”
EDN
, October 2, 2003, pp. 67-72.
[28]
Simbeor Application Note #2009_05, “Designing Localizable Minimal-Refl ection Via-
Holes for Multi-Gigabit Interconnects,” Simberian Corporation, Seattle, WA, April, 2009.
[29]
Simbeor Application Note #2007_08, “Design of Optimal Differential Via-Holes For
6-Plane Board,” Simberian Corporation, Seattle, WA, October 2007.
[30]
Wang, Y., and W. Hong, “Design of Differential Vias in High Speed Digital Circuit,”
Mi-
crowave Conference Proceedings, APMC 2005 Asia-Pacifi c Conference Proceedings
, Vol.
5, December 4-7, 2005, p. 4.
