Background - Heterogeneous Multicore Processor Technologies for Embedded Systems - page 9

17. Kamei T, et al (2004) A resume-standby application processor for 3G cellular phones, ISSCC
Dig Tech Papers:336-337, 531
18. Ishikawa M, et al (2004) A resume-standby application processor for 3G cellular phones with
low power clock distribution and on-chip memory activation control, COOL Chips VII
Proceedings, vol I, pp 329-351
19. Arakawa F, et al (2004) An embedded processor core for consumer appliances with 2.8GFLOPS
and 36 M Polygons/s FPU. IEICE Trans Fundamentals, E87-A(12):3068-3074
20. Ishikawa M, et al (2005) A 4500 MIPS/W, 86 mA resume-standby, 11 mA ultra-standby appli-
cation processor for 3G cellular phones. IEICE Trans Electron E88-C(4):528-535
21. Arakawa F, et al (2005) SH-X: An Embedded Processor Core for Consumer Appliances, ACM
SIGARCH Computer Architecture News 33(3), pp 33-40
22. Yamada T, et al (2005) Low-Power Design of 90-nm SuperH TM Processor Core, Proceedings
of 2005 IEEE International Conference on Computer Design (ICCD), pp 258-263
23. Arakawa F, et al (2005) SH-X2: An Embedded Processor Core with 5.6 GFLOPS and 73 M
Polygons/s FPU, 7th Workshop on Media and Streaming Processors (MSP-7), pp 22-28
24. Yamada T et al (2006) Reducing Consuming Clock Power Optimization of a 90nm Embedded
Processor Core. IEICE Trans Electron E89-C(3):287-294
25. Kodama T, Tsunoda T, Takada M, Tanaka H, Akita Y, Sato M, Ito M (2006) Flexible Engine:
A dynamic reconfigurable accelerator with high performance and low power consumption, in
Proc. of the IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips IX)
26. Noda H et al (2007) The design and implementation of the massively parallel processor based
on the matrix architecture. IEEE J Solid-State Circuits 42(1):183-192